文件名称:add-an-IP-to-EDK-hardware-design
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:3.99mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
EXCD-1 可编程片上系统
实验例程中的EDK部分
功能:添加一个IP 到硬件设计-EXCD-1 programmable system on chip experimental part of the routine to add an IP to EDK hardware design
实验例程中的EDK部分
功能:添加一个IP 到硬件设计-EXCD-1 programmable system on chip experimental part of the routine to add an IP to EDK hardware design
(系统自动生成,下载前可以参看下载内容)
下载文件列表
lab2/bitinit.log
lab2/blkdiagram/svg10.dtd
lab2/blkdiagram/system.css
lab2/blkdiagram/system.html
lab2/blkdiagram/system.svg
lab2/clock_generator_0.log
lab2/data/system.ucf
lab2/etc/bitgen.ut
lab2/etc/download.cmd
lab2/etc/fast_runtime.opt
lab2/hdl/clock_generator_0_wrapper.vhd
lab2/hdl/debug_module_wrapper.vhd
lab2/hdl/dlmb_cntlr_wrapper.vhd
lab2/hdl/dlmb_wrapper.vhd
lab2/hdl/elaborate/lmb_bram_elaborate_v1_00_a/hdl/vhdl/lmb_bram_elaborate.vhd
lab2/hdl/ilmb_cntlr_wrapper.vhd
lab2/hdl/ilmb_wrapper.vhd
lab2/hdl/leds_8bit_wrapper.vhd
lab2/hdl/lmb_bram_wrapper.vhd
lab2/hdl/mb_plb_wrapper.vhd
lab2/hdl/microblaze_0_wrapper.vhd
lab2/hdl/micron_ram_util_bus_split_1_wrapper.vhd
lab2/hdl/micron_ram_wrapper.vhd
lab2/hdl/proc_sys_reset_0_wrapper.vhd
lab2/hdl/rs232_port_wrapper.vhd
lab2/hdl/system.vhd
lab2/hdl/system_stub.vhd
lab2/implementation/bitgen.ut
lab2/implementation/cache/cache.cat
lab2/implementation/cache/clock_generator_0_wrapper.ngc
lab2/implementation/cache/debug_module_wrapper.ngc
lab2/implementation/cache/dlmb_cntlr_wrapper.ngc
lab2/implementation/cache/dlmb_wrapper.ngc
lab2/implementation/cache/ilmb_cntlr_wrapper.ngc
lab2/implementation/cache/ilmb_wrapper.ngc
lab2/implementation/cache/leds_8bit_wrapper.ngc
lab2/implementation/cache/lmb_bram_wrapper.ngc
lab2/implementation/cache/mb_plb_wrapper.ngc
lab2/implementation/cache/microblaze_0_wrapper.ngc
lab2/implementation/cache/micron_ram_util_bus_split_1_wrapper.ngc
lab2/implementation/cache/micron_ram_wrapper.ngc
lab2/implementation/cache/proc_sys_reset_0_wrapper.ngc
lab2/implementation/cache/rs232_port_wrapper.ngc
lab2/implementation/clock_generator_0_wrapper.ngc
lab2/implementation/clock_generator_0_wrapper.ngc_xst.xrpt
lab2/implementation/clock_generator_0_wrapper_vhdl.prj
lab2/implementation/debug_module_wrapper.ngc
lab2/implementation/debug_module_wrapper.ngc_xst.xrpt
lab2/implementation/debug_module_wrapper_vhdl.prj
lab2/implementation/dlmb_cntlr_wrapper.ngc
lab2/implementation/dlmb_cntlr_wrapper.ngc_xst.xrpt
lab2/implementation/dlmb_cntlr_wrapper_vhdl.prj
lab2/implementation/dlmb_wrapper.ngc
lab2/implementation/dlmb_wrapper.ngc_xst.xrpt
lab2/implementation/dlmb_wrapper_vhdl.prj
lab2/implementation/download.bit
lab2/implementation/fpga.flw
lab2/implementation/ilmb_cntlr_wrapper.ngc
lab2/implementation/ilmb_cntlr_wrapper.ngc_xst.xrpt
lab2/implementation/ilmb_cntlr_wrapper_vhdl.prj
lab2/implementation/ilmb_wrapper.ngc
lab2/implementation/ilmb_wrapper.ngc_xst.xrpt
lab2/implementation/ilmb_wrapper_vhdl.prj
lab2/implementation/leds_8bit_wrapper.ngc
lab2/implementation/leds_8bit_wrapper.ngc_xst.xrpt
lab2/implementation/leds_8bit_wrapper_vhdl.prj
lab2/implementation/lmb_bram_wrapper.ngc
lab2/implementation/lmb_bram_wrapper.ngc_xst.xrpt
lab2/implementation/lmb_bram_wrapper_vhdl.prj
lab2/implementation/mb_plb_wrapper.ngc
lab2/implementation/mb_plb_wrapper.ngc_xst.xrpt
lab2/implementation/mb_plb_wrapper_vhdl.prj
lab2/implementation/microblaze_0_wrapper.ngc
lab2/implementation/microblaze_0_wrapper.ngc_xst.xrpt
lab2/implementation/microblaze_0_wrapper_vhdl.prj
lab2/implementation/micron_ram_util_bus_split_1_wrapper.ngc
lab2/implementation/micron_ram_util_bus_split_1_wrapper.ngc_xst.xrpt
lab2/implementation/micron_ram_util_bus_split_1_wrapper_vhdl.prj
lab2/implementation/micron_ram_wrapper.ngc
lab2/implementation/micron_ram_wrapper.ngc_xst.xrpt
lab2/implementation/micron_ram_wrapper_vhdl.prj
lab2/implementation/netlist.lst
lab2/implementation/proc_sys_reset_0_wrapper.ngc
lab2/implementation/proc_sys_reset_0_wrapper.ngc_xst.xrpt
lab2/implementation/proc_sys_reset_0_wrapper_vhdl.prj
lab2/implementation/rs232_port_wrapper/rs232_port_wrapper.ngc
lab2/implementation/rs232_port_wrapper/xlnx_auto_0.ise
lab2/implementation/rs232_port_wrapper.blc
lab2/implementation/rs232_port_wrapper.ngc
lab2/implementation/rs232_port_wrapper.ngc_xst.xrpt
lab2/implementation/rs232_port_wrapper_vhdl.prj
lab2/implementation/system.bgn
lab2/implementation/system.bit
lab2/implementation/system.bld
lab2/implementation/system.bmm
lab2/implementation/system.drc
lab2/implementation/system.ncd
lab2/implementation/system.ngc
lab2/implementation/system.ngc_xst.xrpt
lab2/implementation/system.ngd
lab2/implementation/system.pad
lab2/implementation/system.par
lab2/implementation/system.pcf
lab2/implementation/system.ptwx
lab2/implementation/system.twr
lab2/implementation/system.twx
lab2/implementation/system.ucf
lab2/implementation/system.unroutes
lab2/implementation/system.xpi
lab2/implementation/system_bd.bmm
lab2/implementation/system_map.map
lab2/implementation/system_map.mrp
lab2/implementation/system_map.ncd
lab2/implementation/system_map.ngm
lab2/implementation/system_map.xrpt
lab2/implementation/system_ngdbuild.xrpt
lab2/implementation/system_pad.csv
lab2/implementation/system_pad.txt
lab2/implementation/system_par.xrpt
lab2/implementation/system_stub.bmm
lab2/implementation/system_summary.xml
lab2/implementation/system_usage.xml
lab2/implementation/system_vhdl.prj
lab2/implementation/xflow.his
lab2/implementation/xflow.log
lab2/implementation/xflow.opt
lab2/implementation/xflow_script.bat
lab2/implementation/x
lab2/blkdiagram/svg10.dtd
lab2/blkdiagram/system.css
lab2/blkdiagram/system.html
lab2/blkdiagram/system.svg
lab2/clock_generator_0.log
lab2/data/system.ucf
lab2/etc/bitgen.ut
lab2/etc/download.cmd
lab2/etc/fast_runtime.opt
lab2/hdl/clock_generator_0_wrapper.vhd
lab2/hdl/debug_module_wrapper.vhd
lab2/hdl/dlmb_cntlr_wrapper.vhd
lab2/hdl/dlmb_wrapper.vhd
lab2/hdl/elaborate/lmb_bram_elaborate_v1_00_a/hdl/vhdl/lmb_bram_elaborate.vhd
lab2/hdl/ilmb_cntlr_wrapper.vhd
lab2/hdl/ilmb_wrapper.vhd
lab2/hdl/leds_8bit_wrapper.vhd
lab2/hdl/lmb_bram_wrapper.vhd
lab2/hdl/mb_plb_wrapper.vhd
lab2/hdl/microblaze_0_wrapper.vhd
lab2/hdl/micron_ram_util_bus_split_1_wrapper.vhd
lab2/hdl/micron_ram_wrapper.vhd
lab2/hdl/proc_sys_reset_0_wrapper.vhd
lab2/hdl/rs232_port_wrapper.vhd
lab2/hdl/system.vhd
lab2/hdl/system_stub.vhd
lab2/implementation/bitgen.ut
lab2/implementation/cache/cache.cat
lab2/implementation/cache/clock_generator_0_wrapper.ngc
lab2/implementation/cache/debug_module_wrapper.ngc
lab2/implementation/cache/dlmb_cntlr_wrapper.ngc
lab2/implementation/cache/dlmb_wrapper.ngc
lab2/implementation/cache/ilmb_cntlr_wrapper.ngc
lab2/implementation/cache/ilmb_wrapper.ngc
lab2/implementation/cache/leds_8bit_wrapper.ngc
lab2/implementation/cache/lmb_bram_wrapper.ngc
lab2/implementation/cache/mb_plb_wrapper.ngc
lab2/implementation/cache/microblaze_0_wrapper.ngc
lab2/implementation/cache/micron_ram_util_bus_split_1_wrapper.ngc
lab2/implementation/cache/micron_ram_wrapper.ngc
lab2/implementation/cache/proc_sys_reset_0_wrapper.ngc
lab2/implementation/cache/rs232_port_wrapper.ngc
lab2/implementation/clock_generator_0_wrapper.ngc
lab2/implementation/clock_generator_0_wrapper.ngc_xst.xrpt
lab2/implementation/clock_generator_0_wrapper_vhdl.prj
lab2/implementation/debug_module_wrapper.ngc
lab2/implementation/debug_module_wrapper.ngc_xst.xrpt
lab2/implementation/debug_module_wrapper_vhdl.prj
lab2/implementation/dlmb_cntlr_wrapper.ngc
lab2/implementation/dlmb_cntlr_wrapper.ngc_xst.xrpt
lab2/implementation/dlmb_cntlr_wrapper_vhdl.prj
lab2/implementation/dlmb_wrapper.ngc
lab2/implementation/dlmb_wrapper.ngc_xst.xrpt
lab2/implementation/dlmb_wrapper_vhdl.prj
lab2/implementation/download.bit
lab2/implementation/fpga.flw
lab2/implementation/ilmb_cntlr_wrapper.ngc
lab2/implementation/ilmb_cntlr_wrapper.ngc_xst.xrpt
lab2/implementation/ilmb_cntlr_wrapper_vhdl.prj
lab2/implementation/ilmb_wrapper.ngc
lab2/implementation/ilmb_wrapper.ngc_xst.xrpt
lab2/implementation/ilmb_wrapper_vhdl.prj
lab2/implementation/leds_8bit_wrapper.ngc
lab2/implementation/leds_8bit_wrapper.ngc_xst.xrpt
lab2/implementation/leds_8bit_wrapper_vhdl.prj
lab2/implementation/lmb_bram_wrapper.ngc
lab2/implementation/lmb_bram_wrapper.ngc_xst.xrpt
lab2/implementation/lmb_bram_wrapper_vhdl.prj
lab2/implementation/mb_plb_wrapper.ngc
lab2/implementation/mb_plb_wrapper.ngc_xst.xrpt
lab2/implementation/mb_plb_wrapper_vhdl.prj
lab2/implementation/microblaze_0_wrapper.ngc
lab2/implementation/microblaze_0_wrapper.ngc_xst.xrpt
lab2/implementation/microblaze_0_wrapper_vhdl.prj
lab2/implementation/micron_ram_util_bus_split_1_wrapper.ngc
lab2/implementation/micron_ram_util_bus_split_1_wrapper.ngc_xst.xrpt
lab2/implementation/micron_ram_util_bus_split_1_wrapper_vhdl.prj
lab2/implementation/micron_ram_wrapper.ngc
lab2/implementation/micron_ram_wrapper.ngc_xst.xrpt
lab2/implementation/micron_ram_wrapper_vhdl.prj
lab2/implementation/netlist.lst
lab2/implementation/proc_sys_reset_0_wrapper.ngc
lab2/implementation/proc_sys_reset_0_wrapper.ngc_xst.xrpt
lab2/implementation/proc_sys_reset_0_wrapper_vhdl.prj
lab2/implementation/rs232_port_wrapper/rs232_port_wrapper.ngc
lab2/implementation/rs232_port_wrapper/xlnx_auto_0.ise
lab2/implementation/rs232_port_wrapper.blc
lab2/implementation/rs232_port_wrapper.ngc
lab2/implementation/rs232_port_wrapper.ngc_xst.xrpt
lab2/implementation/rs232_port_wrapper_vhdl.prj
lab2/implementation/system.bgn
lab2/implementation/system.bit
lab2/implementation/system.bld
lab2/implementation/system.bmm
lab2/implementation/system.drc
lab2/implementation/system.ncd
lab2/implementation/system.ngc
lab2/implementation/system.ngc_xst.xrpt
lab2/implementation/system.ngd
lab2/implementation/system.pad
lab2/implementation/system.par
lab2/implementation/system.pcf
lab2/implementation/system.ptwx
lab2/implementation/system.twr
lab2/implementation/system.twx
lab2/implementation/system.ucf
lab2/implementation/system.unroutes
lab2/implementation/system.xpi
lab2/implementation/system_bd.bmm
lab2/implementation/system_map.map
lab2/implementation/system_map.mrp
lab2/implementation/system_map.ncd
lab2/implementation/system_map.ngm
lab2/implementation/system_map.xrpt
lab2/implementation/system_ngdbuild.xrpt
lab2/implementation/system_pad.csv
lab2/implementation/system_pad.txt
lab2/implementation/system_par.xrpt
lab2/implementation/system_stub.bmm
lab2/implementation/system_summary.xml
lab2/implementation/system_usage.xml
lab2/implementation/system_vhdl.prj
lab2/implementation/xflow.his
lab2/implementation/xflow.log
lab2/implementation/xflow.opt
lab2/implementation/xflow_script.bat
lab2/implementation/x
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.