CDN加速镜像 | 设为首页 | 加入收藏夹
登陆 | 会员注册
当前位置： 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程
收藏

文件名称:IDE_VHDL

  • 所属分类：
    VHDL-FPGA-Verilog
  • 标签属性：
    [PDF]
  • 上传时间：
    2013-04-19
  • 文件大小：
    536.76kb
  • 已下载：
    0次
  • 提 供 者：
    CHEN*****
  • 相关连接：
    无
  • 下载说明：
    别用迅雷下载，失败请重下，重下不扣分！
修正介绍说明

介绍说明－－下载内容来自于网络，使用问题请自行百度

此代码为wishbone公司的IDE协议主机端VHDL源代码，有三个版本，实现了UDMA。版权归wishbone公司，请勿用于商业用途。-This VHDL codes with threr versions implemented IDE host protocol，supporting with UDMA。
(系统自动生成,下载前可以参看下载内容)

下载文件列表

ata/bench/CVS/Entries
ata/bench/CVS/Repository
ata/bench/CVS/Root
ata/bench/verilog/ata_device.v
ata/bench/verilog/CVS/Entries
ata/bench/verilog/CVS/Repository
ata/bench/verilog/CVS/Root
ata/bench/verilog/tests.v
ata/bench/verilog/test_bench_top.v
ata/bench/verilog/wb_mast_model.v
ata/bench/verilog/wb_model_defines.v
ata/bench/verilog/wb_slv_model.v
ata/bench/vhdl/CVS/Entries
ata/bench/vhdl/CVS/Repository
ata/bench/vhdl/CVS/Root
ata/CVS/Entries
ata/CVS/Repository
ata/CVS/Root
ata/doc/CVS/Entries
ata/doc/CVS/Repository
ata/doc/CVS/Root
ata/doc/preliminary_ata_core.pdf
ata/doc/src/ata_core.doc
ata/doc/src/CVS/Entries
ata/doc/src/CVS/Repository
ata/doc/src/CVS/Root
ata/documentation/CVS/Entries
ata/documentation/CVS/Repository
ata/documentation/CVS/Root
ata/rtl/CVS/Entries
ata/rtl/CVS/Repository
ata/rtl/CVS/Root
ata/rtl/verilog/CVS/Entries
ata/rtl/verilog/CVS/Repository
ata/rtl/verilog/CVS/Root
ata/rtl/verilog/ocidec-1/atahost_controller.v
ata/rtl/verilog/ocidec-1/atahost_pio_tctrl.v
ata/rtl/verilog/ocidec-1/atahost_top.v
ata/rtl/verilog/ocidec-1/atahost_wb_slave.v
ata/rtl/verilog/ocidec-1/CVS/Entries
ata/rtl/verilog/ocidec-1/CVS/Repository
ata/rtl/verilog/ocidec-1/CVS/Root
ata/rtl/verilog/ocidec-1/revision_history.txt
ata/rtl/verilog/ocidec-1/ro_cnt.v
ata/rtl/verilog/ocidec-1/timescale.v
ata/rtl/verilog/ocidec-1/ud_cnt.v
ata/rtl/verilog/ocidec-2/atahost_controller.v
ata/rtl/verilog/ocidec-2/atahost_pio_actrl.v
ata/rtl/verilog/ocidec-2/atahost_pio_tctrl.v
ata/rtl/verilog/ocidec-2/atahost_top.v
ata/rtl/verilog/ocidec-2/atahost_wb_slave.v
ata/rtl/verilog/ocidec-2/CVS/Entries
ata/rtl/verilog/ocidec-2/CVS/Repository
ata/rtl/verilog/ocidec-2/CVS/Root
ata/rtl/verilog/ocidec-2/revision_history.txt
ata/rtl/verilog/ocidec-2/ro_cnt.v
ata/rtl/verilog/ocidec-2/timescale.v
ata/rtl/verilog/ocidec-2/ud_cnt.v
ata/rtl/vhdl/CVS/Entries
ata/rtl/vhdl/CVS/Repository
ata/rtl/vhdl/CVS/Root
ata/rtl/vhdl/ocidec1/atahost_controller.vhd
ata/rtl/vhdl/ocidec1/atahost_pio_tctrl.vhd
ata/rtl/vhdl/ocidec1/atahost_top.vhd
ata/rtl/vhdl/ocidec1/atahost_wb_slave.vhd
ata/rtl/vhdl/ocidec1/CVS/Entries
ata/rtl/vhdl/ocidec1/CVS/Repository
ata/rtl/vhdl/ocidec1/CVS/Root
ata/rtl/vhdl/ocidec1/ocidec1.IAB
ata/rtl/vhdl/ocidec1/ocidec1.IAD
ata/rtl/vhdl/ocidec1/ocidec1.IMB
ata/rtl/vhdl/ocidec1/ocidec1.IMD
ata/rtl/vhdl/ocidec1/ocidec1.PFI
ata/rtl/vhdl/ocidec1/ocidec1.PO
ata/rtl/vhdl/ocidec1/ocidec1.PR
ata/rtl/vhdl/ocidec1/ocidec1.PRI
ata/rtl/vhdl/ocidec1/ocidec1.PS
ata/rtl/vhdl/ocidec1/ocidec1.SearchResults
ata/rtl/vhdl/ocidec1/ocidec1.WK3
ata/rtl/vhdl/ocidec1/revision_history.txt
ata/rtl/vhdl/ocidec1/ro_cnt.vhd
ata/rtl/vhdl/ocidec1/ud_cnt.vhd
ata/rtl/vhdl/ocidec2/atahost_controller.vhd
ata/rtl/vhdl/ocidec2/atahost_pio_actrl.vhd
ata/rtl/vhdl/ocidec2/atahost_pio_tctrl.vhd
ata/rtl/vhdl/ocidec2/atahost_top.vhd
ata/rtl/vhdl/ocidec2/atahost_wb_slave.vhd
ata/rtl/vhdl/ocidec2/CVS/Entries
ata/rtl/vhdl/ocidec2/CVS/Repository
ata/rtl/vhdl/ocidec2/CVS/Root
ata/rtl/vhdl/ocidec2/revision_history.txt
ata/rtl/vhdl/ocidec2/ro_cnt.vhd
ata/rtl/vhdl/ocidec2/ud_cnt.vhd
ata/rtl/vhdl/ocidec3/atahost_controller.vhd
ata/rtl/vhdl/ocidec3/atahost_dma_actrl.vhd
ata/rtl/vhdl/ocidec3/atahost_dma_tctrl.vhd
ata/rtl/vhdl/ocidec3/atahost_fifo.vhd
ata/rtl/vhdl/ocidec3/atahost_lfsr.vhd
ata/rtl/vhdl/ocidec3/atahost_pio_actrl.vhd
ata/rtl/vhdl/ocidec3/atahost_pio_controller.vhd
ata/rtl/vhdl/ocidec3/atahost_pio_tctrl.vhd
ata/rtl/vhdl/ocidec3/atahost_reg_buf.vhd
ata/rtl/vhdl/ocidec3/atahost_top.vhd
ata/rtl/vhdl/ocidec3/atahost_wb_slave.vhd
ata/rtl/vhdl/ocidec3/atahost_wb_slave.vhd.bak
ata/rtl/vhdl/ocidec3/ataVhdl.IAB
ata/rtl/vhdl/ocidec3/ataVhdl.IAD
ata/rtl/vhdl/ocidec3/ataVhdl.IMB
ata/rtl/vhdl/ocidec3/ataVhdl.IMD
ata/rtl/vhdl/ocidec3/ataVhdl.PFI
ata/rtl/vhdl/ocidec3/ataVhdl.PO
ata/rtl/vhdl/ocidec3/ataVhdl.PR
ata/rtl/vhdl/ocidec3/ataVhdl.PRI
ata/rtl/vhdl/ocidec3/ataVhdl.PS
ata/rtl/vhdl/ocidec3/ataVhdl.WK3
ata/rtl/vhdl/ocidec3/CVS/Entries
ata/rtl/vhdl/ocidec3/CVS/Repository
ata/rtl/vhdl/ocidec3/CVS/Root
ata/rtl/vhdl/ocidec3/revision_history.txt
ata/rtl/vhdl/ocidec3/ro_cnt.vhd
ata/rtl/vhdl/ocidec3/ud_cnt.vhd
ata/sim/CVS/Entries
ata/sim/CVS/Repository
ata/sim/CVS/Root
ata/sim/gate_sim/bin/CVS/Entries
ata/sim/gate_sim/bin/CVS/Repository
ata/sim/gate_sim/bin/CVS/Root
ata/sim/gate_sim/CVS/Entries
ata/sim/gate_sim/CVS/Repository
ata/sim/gate_sim/CVS/Root
ata/sim/gate_sim/run/CVS/Entries
ata/sim/gate_sim/run/CVS/Repository
ata/sim/gate_sim/run/CVS/Root
ata/sim/rtl_sim/bin/CVS/Entries
ata/sim/rtl_sim/bin/CVS/Repository
ata/sim/rtl_sim/bin/CVS/Root
ata/sim/rtl_sim/bin/Makefile
ata/sim/rtl_sim/CVS/Entries
ata/sim/rtl_sim/CVS/Repository
ata/sim/rtl_sim/CVS/Root
ata/sim/rtl_sim/run/CVS/Entries
ata/sim/rtl_sim/run/CVS/Repository
ata/sim/rtl_sim/run/CVS/Root
ata/syn/bin/comp.dc
ata/syn/bin/CVS/Entries
ata/syn/bin/CVS/Repository
ata/syn/bin/CVS/Root
ata/syn/bin/design_spec.dc
ata/syn/bin/lib_spec.dc
ata/syn/bin/read.dc
ata/syn/CVS/Entries
ata/syn/CVS/Repository
ata/syn/CVS/Root
ata/syn/log/CVS/Entries
ata/syn/log/CVS/Repository
ata/syn/log/CVS/Root
ata/syn/out/CVS/Entries
ata/syn/out/CVS/Repository
ata/syn/out/CVS/Root
ata/syn/run/C

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台，只提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 本站已设置防盗链，请勿用迅雷、QQ旋风等下载软件下载资源，下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或换浏览器；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*快速评论： 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内　　容：
*验 证 码：
搜珍网 www.dssz.com