文件名称:lisa-vhdl2va
-
所属分类:
- 标签属性:
- 上传时间:2013-12-12
-
文件大小:26.13mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
通过modelsim仿真检测matlab生成滤波器效果。-Generate the filter through matlab and simulated by modelsim.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
lisa/sim/fir/all.do
lisa/sim/fir/cpall.log
lisa/sim/fir/modelsim.ini
lisa/sim/fir/runsim.log
lisa/sim/fir/runsim_mac.log
lisa/sim/fir/sim.do
lisa/sim/fir/wlft0snm2y
lisa/sim/fir/wlft24dnn4
lisa/sim/fir/wlft28b1xd
lisa/sim/fir/wlft35mcm0
lisa/sim/fir/wlft571b21
lisa/sim/fir/wlft5ddvhe
lisa/sim/fir/wlft86f39h
lisa/sim/fir/wlfte4e20y
lisa/sim/fir/wlfte9bxzx
lisa/sim/fir/wlftikwidh
lisa/sim/fir/wlftnjevb7
lisa/sim/fir/wlftqbt8ns
lisa/sim/fir/wlftqmwr7q
lisa/sim/fir/WS_FTP.LOG
lisa/sim/fir/work/_info
lisa/sim/fir/work/_vmake
lisa/sim/fir/work/tb/verilog.psm
lisa/sim/fir/work/tb/_primary.dat
lisa/sim/fir/work/tb/_primary.dbs
lisa/sim/fir/work/tb/_primary.vhd
lisa/sim/fir/work/fir/verilog.psm
lisa/sim/fir/work/fir/_primary.dat
lisa/sim/fir/work/fir/_primary.dbs
lisa/sim/fir/work/fir/_primary.vhd
lisa/sim/fir/work/ctl/verilog.psm
lisa/sim/fir/work/ctl/_primary.dat
lisa/sim/fir/work/ctl/_primary.dbs
lisa/sim/fir/work/ctl/_primary.vhd
lisa/sim/fir/wlf/fir.wlf
lisa/sim/fir/wlf/fir16.wlf
lisa/sim/fir/wlf/mac.wlf
lisa/sim/fir/wlf/transcript
lisa/sim/fir/wlf/wave.bmp
lisa/sim/fir/wlf/wave.do
lisa/sim/fir/wlf/wlft02mren
lisa/sim/fir/wlf/wlft02sszv
lisa/sim/fir/wlf/wlft0rqcvn
lisa/sim/fir/wlf/wlft0wk19q
lisa/sim/fir/wlf/wlft1kngh8
lisa/sim/fir/wlf/wlft2g1wh9
lisa/sim/fir/wlf/wlft427nix
lisa/sim/fir/wlf/wlft4rc7hn
lisa/sim/fir/wlf/wlft5vc8b5
lisa/sim/fir/wlf/wlft5vf2ai
lisa/sim/fir/wlf/wlft733kwd
lisa/sim/fir/wlf/wlft7s0nr0
lisa/sim/fir/wlf/wlft866er2
lisa/sim/fir/wlf/wlft8e6cj2
lisa/sim/fir/wlf/wlft96iwb0
lisa/sim/fir/wlf/wlft9ikwhv
lisa/sim/fir/wlf/wlftcg8h6m
lisa/sim/fir/wlf/wlftdfw0rr
lisa/sim/fir/wlf/wlfteash3s
lisa/sim/fir/wlf/wlftebdnf5
lisa/sim/fir/wlf/wlftf8nav4
lisa/sim/fir/wlf/wlfth27gda
lisa/sim/fir/wlf/wlfth8gcaq
lisa/sim/fir/wlf/wlftjx32w1
lisa/sim/fir/wlf/wlftmn0ae5
lisa/sim/fir/wlf/wlftn548j5
lisa/sim/fir/wlf/wlftqjnmi3
lisa/sim/fir/wlf/wlftqvm5i2
lisa/sim/fir/wlf/wlftr3vxew
lisa/sim/fir/wlf/wlfts1rge0
lisa/sim/fir/wlf/wlfts7i8kx
lisa/sim/fir/wlf/wlftsj8905
lisa/sim/fir/wlf/wlftt03e15
lisa/sim/fir/wlf/wlftt2fhjd
lisa/sim/fir/wlf/wlftty5j3b
lisa/sim/fir/wlf/wlftv5tyh3
lisa/sim/fir/wlf/wlftvmyi4q
lisa/sim/fir/wlf/wlftz6304y
lisa/sim/fir/wlf/WS_FTP.LOG
lisa/sim/fir/wlf/CVS/Entries
lisa/sim/fir/wlf/CVS/Entries.Extra
lisa/sim/fir/wlf/CVS/Entries.Extra.Old
lisa/sim/fir/wlf/CVS/Entries.Old
lisa/sim/fir/wlf/CVS/Repository
lisa/sim/fir/wlf/CVS/Root
lisa/sim/fir/wlf/CVS/WS_FTP.LOG
lisa/sim/fir/wav/wave.do
lisa/sim/fir/wav/WS_FTP.LOG
lisa/sim/fir/wav/CVS/Entries
lisa/sim/fir/wav/CVS/Entries.Extra
lisa/sim/fir/wav/CVS/Entries.Extra.Old
lisa/sim/fir/wav/CVS/Entries.Old
lisa/sim/fir/wav/CVS/Repository
lisa/sim/fir/wav/CVS/Root
lisa/sim/fir/wav/CVS/WS_FTP.LOG
lisa/sim/fir/test/test0.lst
lisa/sim/fir/test/test1.lst
lisa/sim/fir/test/test2.lst
lisa/sim/fir/test/test3.lst
lisa/sim/fir/test/WS_FTP.LOG
lisa/sim/fir/test/CVS/Entries
lisa/sim/fir/test/CVS/Entries.Extra
lisa/sim/fir/test/CVS/Entries.Extra.Old
lisa/sim/fir/test/CVS/Entries.Old
lisa/sim/fir/test/CVS/Repository
lisa/sim/fir/test/CVS/Root
lisa/sim/fir/test/CVS/WS_FTP.LOG
lisa/sim/fir/tb/cds_globals.v
lisa/sim/fir/tb/ctl.v
lisa/sim/fir/tb/tb.v
lisa/sim/fir/tb/WS_FTP.LOG
lisa/sim/fir/tb/CVS/Entries
lisa/sim/fir/tb/CVS/Entries.Extra
lisa/sim/fir/tb/CVS/Entries.Extra.Old
lisa/sim/fir/tb/CVS/Entries.Old
lisa/sim/fir/tb/CVS/Repository
lisa/sim/fir/tb/CVS/Root
lisa/sim/fir/tb/CVS/WS_FTP.LOG
lisa/sim/fir/tb/ctl.v.bak
lisa/sim/fir/scr/sim.do
lisa/sim/fir/scr/vlog.f
lisa/sim/fir/scr/WS_FTP.LOG
lisa/sim/fir/scr/CVS/Entries
lisa/sim/fir/scr/CVS/Entries.Extra
lisa/sim/fir/scr/CVS/Entries.Extra.Old
lisa/sim/fir/scr/CVS/Entries.Old
lisa/sim/fir/scr/CVS/Repository
lisa/sim/fir/scr/CVS/Root
lisa/sim/fir/scr/CVS/WS_FTP.LOG
lisa/sim/fir/pat/test.pat
lisa/sim/fir/pat/test.pat.bak
lisa/sim/fir/pat/WS_FTP.LOG
lisa/sim/fir/pat/CVS/Entries
lisa/sim/fir/pat/CVS/Entries.Extra
lisa/sim/fir/pat/CVS/Entries.Extra.Old
lisa/sim/fir/pat/CVS/Entries.Old
lisa/sim/fir/pat/CVS/Repository
lisa/sim/fir/pat/CVS/Root
lisa/sim/fir/pat/CVS/WS_FTP.LOG
lisa/sim/fir/log/mac.log
lisa/sim/fir/log/runsim.log
lisa/sim/fir/log/vsim.log
lisa/sim/fir/log/WS_FTP.LOG
lisa/sim/fir/log/CVS/Entries
lisa/sim/fir/log/CVS/Entries.Extra
lisa/sim/fir/log/CVS/Entries.Extra.Old
lisa/sim/fir/log/CVS/Entries.Old
lisa/sim/fir/log/CVS/Repository
lisa/sim/fir/log/CVS/Root
lisa/sim/fir/log/CVS/WS_FTP.LOG
lisa/sim/fir/CVS/Entries
lisa/sim/fir/CVS/Entries.Extra
lisa/sim/fir/CVS/Entries.Extra.Old
lisa/sim/fir/CVS/Entries.Old
lisa/sim/fir/CVS/Repository
lisa/sim/fir/CVS/Root
lisa/sim/fir/CVS/WS_FTP.LOG
lisa/rtl/fir/fir.v
lisa/bin/realdate.com
lisa/bin/runsim.bat
lisa/bin/runsim.pl
lisa/说明.txt
lisa/fir.wlf
lisa/VHDL与Verilog HDL对照表.doc
lisa/sim/fir/work/_temp
lisa/sim/fir/work/tb
lisa/sim/fir/work/fir
lisa/sim/fir/work/ctl
lisa/sim/fir/wlf/CVS
lisa/sim/fir/wav/CVS
lisa/sim/fir/test/CVS
lisa/sim/fir/tb/CVS
lisa/sim/fir/scr/CVS
lisa/sim/fir/pat/CVS
lisa/sim/fir/log/CVS
lisa/sim/fir/work
lisa/sim/fir/wlf
lisa/sim/fir/wav
lisa/sim/fir/test
lisa/sim/fir/tb
lisa/sim/fir/scr
lisa/sim/fir/pat
lisa/sim/fir/log
lisa/sim/fir/CVS
lisa/sim/fir
lisa/rtl/fir
lisa/sim
lisa/rt
lisa/sim/fir/cpall.log
lisa/sim/fir/modelsim.ini
lisa/sim/fir/runsim.log
lisa/sim/fir/runsim_mac.log
lisa/sim/fir/sim.do
lisa/sim/fir/wlft0snm2y
lisa/sim/fir/wlft24dnn4
lisa/sim/fir/wlft28b1xd
lisa/sim/fir/wlft35mcm0
lisa/sim/fir/wlft571b21
lisa/sim/fir/wlft5ddvhe
lisa/sim/fir/wlft86f39h
lisa/sim/fir/wlfte4e20y
lisa/sim/fir/wlfte9bxzx
lisa/sim/fir/wlftikwidh
lisa/sim/fir/wlftnjevb7
lisa/sim/fir/wlftqbt8ns
lisa/sim/fir/wlftqmwr7q
lisa/sim/fir/WS_FTP.LOG
lisa/sim/fir/work/_info
lisa/sim/fir/work/_vmake
lisa/sim/fir/work/tb/verilog.psm
lisa/sim/fir/work/tb/_primary.dat
lisa/sim/fir/work/tb/_primary.dbs
lisa/sim/fir/work/tb/_primary.vhd
lisa/sim/fir/work/fir/verilog.psm
lisa/sim/fir/work/fir/_primary.dat
lisa/sim/fir/work/fir/_primary.dbs
lisa/sim/fir/work/fir/_primary.vhd
lisa/sim/fir/work/ctl/verilog.psm
lisa/sim/fir/work/ctl/_primary.dat
lisa/sim/fir/work/ctl/_primary.dbs
lisa/sim/fir/work/ctl/_primary.vhd
lisa/sim/fir/wlf/fir.wlf
lisa/sim/fir/wlf/fir16.wlf
lisa/sim/fir/wlf/mac.wlf
lisa/sim/fir/wlf/transcript
lisa/sim/fir/wlf/wave.bmp
lisa/sim/fir/wlf/wave.do
lisa/sim/fir/wlf/wlft02mren
lisa/sim/fir/wlf/wlft02sszv
lisa/sim/fir/wlf/wlft0rqcvn
lisa/sim/fir/wlf/wlft0wk19q
lisa/sim/fir/wlf/wlft1kngh8
lisa/sim/fir/wlf/wlft2g1wh9
lisa/sim/fir/wlf/wlft427nix
lisa/sim/fir/wlf/wlft4rc7hn
lisa/sim/fir/wlf/wlft5vc8b5
lisa/sim/fir/wlf/wlft5vf2ai
lisa/sim/fir/wlf/wlft733kwd
lisa/sim/fir/wlf/wlft7s0nr0
lisa/sim/fir/wlf/wlft866er2
lisa/sim/fir/wlf/wlft8e6cj2
lisa/sim/fir/wlf/wlft96iwb0
lisa/sim/fir/wlf/wlft9ikwhv
lisa/sim/fir/wlf/wlftcg8h6m
lisa/sim/fir/wlf/wlftdfw0rr
lisa/sim/fir/wlf/wlfteash3s
lisa/sim/fir/wlf/wlftebdnf5
lisa/sim/fir/wlf/wlftf8nav4
lisa/sim/fir/wlf/wlfth27gda
lisa/sim/fir/wlf/wlfth8gcaq
lisa/sim/fir/wlf/wlftjx32w1
lisa/sim/fir/wlf/wlftmn0ae5
lisa/sim/fir/wlf/wlftn548j5
lisa/sim/fir/wlf/wlftqjnmi3
lisa/sim/fir/wlf/wlftqvm5i2
lisa/sim/fir/wlf/wlftr3vxew
lisa/sim/fir/wlf/wlfts1rge0
lisa/sim/fir/wlf/wlfts7i8kx
lisa/sim/fir/wlf/wlftsj8905
lisa/sim/fir/wlf/wlftt03e15
lisa/sim/fir/wlf/wlftt2fhjd
lisa/sim/fir/wlf/wlftty5j3b
lisa/sim/fir/wlf/wlftv5tyh3
lisa/sim/fir/wlf/wlftvmyi4q
lisa/sim/fir/wlf/wlftz6304y
lisa/sim/fir/wlf/WS_FTP.LOG
lisa/sim/fir/wlf/CVS/Entries
lisa/sim/fir/wlf/CVS/Entries.Extra
lisa/sim/fir/wlf/CVS/Entries.Extra.Old
lisa/sim/fir/wlf/CVS/Entries.Old
lisa/sim/fir/wlf/CVS/Repository
lisa/sim/fir/wlf/CVS/Root
lisa/sim/fir/wlf/CVS/WS_FTP.LOG
lisa/sim/fir/wav/wave.do
lisa/sim/fir/wav/WS_FTP.LOG
lisa/sim/fir/wav/CVS/Entries
lisa/sim/fir/wav/CVS/Entries.Extra
lisa/sim/fir/wav/CVS/Entries.Extra.Old
lisa/sim/fir/wav/CVS/Entries.Old
lisa/sim/fir/wav/CVS/Repository
lisa/sim/fir/wav/CVS/Root
lisa/sim/fir/wav/CVS/WS_FTP.LOG
lisa/sim/fir/test/test0.lst
lisa/sim/fir/test/test1.lst
lisa/sim/fir/test/test2.lst
lisa/sim/fir/test/test3.lst
lisa/sim/fir/test/WS_FTP.LOG
lisa/sim/fir/test/CVS/Entries
lisa/sim/fir/test/CVS/Entries.Extra
lisa/sim/fir/test/CVS/Entries.Extra.Old
lisa/sim/fir/test/CVS/Entries.Old
lisa/sim/fir/test/CVS/Repository
lisa/sim/fir/test/CVS/Root
lisa/sim/fir/test/CVS/WS_FTP.LOG
lisa/sim/fir/tb/cds_globals.v
lisa/sim/fir/tb/ctl.v
lisa/sim/fir/tb/tb.v
lisa/sim/fir/tb/WS_FTP.LOG
lisa/sim/fir/tb/CVS/Entries
lisa/sim/fir/tb/CVS/Entries.Extra
lisa/sim/fir/tb/CVS/Entries.Extra.Old
lisa/sim/fir/tb/CVS/Entries.Old
lisa/sim/fir/tb/CVS/Repository
lisa/sim/fir/tb/CVS/Root
lisa/sim/fir/tb/CVS/WS_FTP.LOG
lisa/sim/fir/tb/ctl.v.bak
lisa/sim/fir/scr/sim.do
lisa/sim/fir/scr/vlog.f
lisa/sim/fir/scr/WS_FTP.LOG
lisa/sim/fir/scr/CVS/Entries
lisa/sim/fir/scr/CVS/Entries.Extra
lisa/sim/fir/scr/CVS/Entries.Extra.Old
lisa/sim/fir/scr/CVS/Entries.Old
lisa/sim/fir/scr/CVS/Repository
lisa/sim/fir/scr/CVS/Root
lisa/sim/fir/scr/CVS/WS_FTP.LOG
lisa/sim/fir/pat/test.pat
lisa/sim/fir/pat/test.pat.bak
lisa/sim/fir/pat/WS_FTP.LOG
lisa/sim/fir/pat/CVS/Entries
lisa/sim/fir/pat/CVS/Entries.Extra
lisa/sim/fir/pat/CVS/Entries.Extra.Old
lisa/sim/fir/pat/CVS/Entries.Old
lisa/sim/fir/pat/CVS/Repository
lisa/sim/fir/pat/CVS/Root
lisa/sim/fir/pat/CVS/WS_FTP.LOG
lisa/sim/fir/log/mac.log
lisa/sim/fir/log/runsim.log
lisa/sim/fir/log/vsim.log
lisa/sim/fir/log/WS_FTP.LOG
lisa/sim/fir/log/CVS/Entries
lisa/sim/fir/log/CVS/Entries.Extra
lisa/sim/fir/log/CVS/Entries.Extra.Old
lisa/sim/fir/log/CVS/Entries.Old
lisa/sim/fir/log/CVS/Repository
lisa/sim/fir/log/CVS/Root
lisa/sim/fir/log/CVS/WS_FTP.LOG
lisa/sim/fir/CVS/Entries
lisa/sim/fir/CVS/Entries.Extra
lisa/sim/fir/CVS/Entries.Extra.Old
lisa/sim/fir/CVS/Entries.Old
lisa/sim/fir/CVS/Repository
lisa/sim/fir/CVS/Root
lisa/sim/fir/CVS/WS_FTP.LOG
lisa/rtl/fir/fir.v
lisa/bin/realdate.com
lisa/bin/runsim.bat
lisa/bin/runsim.pl
lisa/说明.txt
lisa/fir.wlf
lisa/VHDL与Verilog HDL对照表.doc
lisa/sim/fir/work/_temp
lisa/sim/fir/work/tb
lisa/sim/fir/work/fir
lisa/sim/fir/work/ctl
lisa/sim/fir/wlf/CVS
lisa/sim/fir/wav/CVS
lisa/sim/fir/test/CVS
lisa/sim/fir/tb/CVS
lisa/sim/fir/scr/CVS
lisa/sim/fir/pat/CVS
lisa/sim/fir/log/CVS
lisa/sim/fir/work
lisa/sim/fir/wlf
lisa/sim/fir/wav
lisa/sim/fir/test
lisa/sim/fir/tb
lisa/sim/fir/scr
lisa/sim/fir/pat
lisa/sim/fir/log
lisa/sim/fir/CVS
lisa/sim/fir
lisa/rtl/fir
lisa/sim
lisa/rt
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.