文件名称:CRC32_D8
-
所属分类:
- 标签属性:
- 上传时间:2015-05-06
-
文件大小:2.41mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
循环冗余校验编码,CRC32,verilog实现,xilinx平台上验证,结果可用。-CRC coding, CRC32, verilog implementation, verification on xilinx platform, the results are available.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
CRC32_D8/
CRC32_D8/.Xil/
CRC32_D8/.Xil/Vivado-10876-zzzzzzzz-PC/
CRC32_D8/CRC32_D8.cache/
CRC32_D8/CRC32_D8.cache/compile_simlib/
CRC32_D8/CRC32_D8.data/
CRC32_D8/CRC32_D8.data/constrs_1/
CRC32_D8/CRC32_D8.data/constrs_1/designprops.xml
CRC32_D8/CRC32_D8.data/constrs_1/fileset.xml
CRC32_D8/CRC32_D8.data/constrs_1/usercols.xml
CRC32_D8/CRC32_D8.data/runs/
CRC32_D8/CRC32_D8.data/runs/impl_1/
CRC32_D8/CRC32_D8.data/runs/impl_1/constrs_in.xml
CRC32_D8/CRC32_D8.data/runs/impl_1/impl_1.psg
CRC32_D8/CRC32_D8.data/runs/impl_1.psg
CRC32_D8/CRC32_D8.data/runs/runs.xml
CRC32_D8/CRC32_D8.data/runs/synth_1/
CRC32_D8/CRC32_D8.data/runs/synth_1/constrs_in.xml
CRC32_D8/CRC32_D8.data/runs/synth_1/sources.xml
CRC32_D8/CRC32_D8.data/runs/synth_1/synth_1.psg
CRC32_D8/CRC32_D8.data/runs/synth_1.psg
CRC32_D8/CRC32_D8.data/sim_1/
CRC32_D8/CRC32_D8.data/sim_1/fileset.xml
CRC32_D8/CRC32_D8.data/sources_1/
CRC32_D8/CRC32_D8.data/sources_1/fileset.xml
CRC32_D8/CRC32_D8.data/sources_1/ports.xml
CRC32_D8/CRC32_D8.data/wt/
CRC32_D8/CRC32_D8.data/wt/java_command_handlers.wdf
CRC32_D8/CRC32_D8.data/wt/project.wpc
CRC32_D8/CRC32_D8.data/wt/synthesis.wdf
CRC32_D8/CRC32_D8.data/wt/webtalk_pa.xml
CRC32_D8/CRC32_D8.data/wt/xsim.wdf
CRC32_D8/CRC32_D8.runs/
CRC32_D8/CRC32_D8.runs/.jobs/
CRC32_D8/CRC32_D8.runs/.jobs/vrs_config_1.xml
CRC32_D8/CRC32_D8.runs/.jobs/vrs_config_2.xml
CRC32_D8/CRC32_D8.runs/impl_1/
CRC32_D8/CRC32_D8.runs/impl_1/.Vivado Implementation.queue.rst
CRC32_D8/CRC32_D8.runs/impl_1/.Xil/
CRC32_D8/CRC32_D8.runs/impl_1/.init_design.begin.rst
CRC32_D8/CRC32_D8.runs/impl_1/.init_design.end.rst
CRC32_D8/CRC32_D8.runs/impl_1/.opt_design.begin.rst
CRC32_D8/CRC32_D8.runs/impl_1/.opt_design.end.rst
CRC32_D8/CRC32_D8.runs/impl_1/.place_design.begin.rst
CRC32_D8/CRC32_D8.runs/impl_1/.place_design.end.rst
CRC32_D8/CRC32_D8.runs/impl_1/.route_design.begin.rst
CRC32_D8/CRC32_D8.runs/impl_1/.route_design.end.rst
CRC32_D8/CRC32_D8.runs/impl_1/.vivado.begin.rst
CRC32_D8/CRC32_D8.runs/impl_1/.vivado.end.rst
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8.rdi
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8.tcl
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_clock_utilization_placed.rpt
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_control_sets_placed.rpt
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_drc_routed.pb
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_drc_routed.rpt
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_io_placed.rpt
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_opt.dcp
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_placed.dcp
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_power_routed.rpt
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_power_summary_routed.pb
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_route_status.pb
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_route_status.rpt
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_routed.dcp
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_timing_summary_routed.pb
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_timing_summary_routed.rpt
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_utilization_placed.pb
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_utilization_placed.rpt
CRC32_D8/CRC32_D8.runs/impl_1/ISEWrap.js
CRC32_D8/CRC32_D8.runs/impl_1/ISEWrap.sh
CRC32_D8/CRC32_D8.runs/impl_1/htr.txt
CRC32_D8/CRC32_D8.runs/impl_1/init_design.pb
CRC32_D8/CRC32_D8.runs/impl_1/opt_design.pb
CRC32_D8/CRC32_D8.runs/impl_1/place_design.pb
CRC32_D8/CRC32_D8.runs/impl_1/project.wdf
CRC32_D8/CRC32_D8.runs/impl_1/route_design.pb
CRC32_D8/CRC32_D8.runs/impl_1/rundef.js
CRC32_D8/CRC32_D8.runs/impl_1/runme.bat
CRC32_D8/CRC32_D8.runs/impl_1/runme.log
CRC32_D8/CRC32_D8.runs/impl_1/runme.sh
CRC32_D8/CRC32_D8.runs/impl_1/vivado.jou
CRC32_D8/CRC32_D8.runs/impl_1/vivado.pb
CRC32_D8/CRC32_D8.runs/synth_1/
CRC32_D8/CRC32_D8.runs/synth_1/.Vivado Synthesis.queue.rst
CRC32_D8/CRC32_D8.runs/synth_1/.Xil/
CRC32_D8/CRC32_D8.runs/synth_1/.Xil/CRC32_D8_propImpl.xdc
CRC32_D8/CRC32_D8.runs/synth_1/.vivado.begin.rst
CRC32_D8/CRC32_D8.runs/synth_1/.vivado.end.rst
CRC32_D8/CRC32_D8.runs/synth_1/CRC32_D8.dcp
CRC32_D8/CRC32_D8.runs/synth_1/CRC32_D8.rds
CRC32_D8/CRC32_D8.runs/synth_1/CRC32_D8.tcl
CRC32_D8/CRC32_D8.runs/synth_1/CRC32_D8_utilization_synth.pb
CRC32_D8/CRC32_D8.runs/synth_1/CRC32_D8_utilization_synth.rpt
CRC32_D8/CRC32_D8.runs/synth_1/ISEWrap.js
CRC32_D8/CRC32_D8.runs/synth_1/ISEWrap.sh
CRC32_D8/CRC32_D8.runs/synth_1/htr.txt
CRC32_D8/CRC32_D8.runs/synth_1/rundef.js
CRC32_D8/CRC32_D8.runs/synth_1/runme.bat
CRC32_D8/CRC32_D8.runs/synth_1/runme.log
CRC32_D8/CRC32_D8.runs/synth_1/runme.sh
CRC32_D8/CRC32_D8.runs/synth_1/vivado.jou
CRC32_D8/CRC32_D8.runs/synth_1/vivado.pb
CRC32_D8/CRC32_D8.sim/
CRC32_D8/CRC32_D8.sim/sim_1/
CRC32_D8/CRC32_D8.sim/sim_1/behav/
CRC32_D8/CRC32_D8.sim/sim_1/behav/CRC32_D8_tb.prj
CRC32_D8/CRC32_D8.sim/sim_1/behav/CRC32_D8_tb.tcl
CRC32_D8/CRC32_D8.sim/sim_1/behav/CRC32_D8_tb_behav.log
CRC32_D8/CRC32_D8.sim/sim_1/behav/CRC32_D8_tb_behav.wdb
CRC32_D8/CRC32_D8.sim/sim_1/behav/compile.bat
CRC32_D8/CRC32_D8.sim/sim_1/behav/compile.sh
CRC32_D8/CRC32_D8.sim/sim_1/behav/xelab.log
CRC32_D8/CRC32_D8.sim/sim_1/behav/xelab.pb
CRC32_D8/CRC32_D8.sim/sim_1/behav/xsim.dir/
CRC32_D8/CRC32_D8.sim/sim_1/behav/xsim.dir/CRC32_D8_tb_behav/
CRC32_D8/CRC32_D8.sim/sim_1/behav/xsim.
CRC32_D8/.Xil/
CRC32_D8/.Xil/Vivado-10876-zzzzzzzz-PC/
CRC32_D8/CRC32_D8.cache/
CRC32_D8/CRC32_D8.cache/compile_simlib/
CRC32_D8/CRC32_D8.data/
CRC32_D8/CRC32_D8.data/constrs_1/
CRC32_D8/CRC32_D8.data/constrs_1/designprops.xml
CRC32_D8/CRC32_D8.data/constrs_1/fileset.xml
CRC32_D8/CRC32_D8.data/constrs_1/usercols.xml
CRC32_D8/CRC32_D8.data/runs/
CRC32_D8/CRC32_D8.data/runs/impl_1/
CRC32_D8/CRC32_D8.data/runs/impl_1/constrs_in.xml
CRC32_D8/CRC32_D8.data/runs/impl_1/impl_1.psg
CRC32_D8/CRC32_D8.data/runs/impl_1.psg
CRC32_D8/CRC32_D8.data/runs/runs.xml
CRC32_D8/CRC32_D8.data/runs/synth_1/
CRC32_D8/CRC32_D8.data/runs/synth_1/constrs_in.xml
CRC32_D8/CRC32_D8.data/runs/synth_1/sources.xml
CRC32_D8/CRC32_D8.data/runs/synth_1/synth_1.psg
CRC32_D8/CRC32_D8.data/runs/synth_1.psg
CRC32_D8/CRC32_D8.data/sim_1/
CRC32_D8/CRC32_D8.data/sim_1/fileset.xml
CRC32_D8/CRC32_D8.data/sources_1/
CRC32_D8/CRC32_D8.data/sources_1/fileset.xml
CRC32_D8/CRC32_D8.data/sources_1/ports.xml
CRC32_D8/CRC32_D8.data/wt/
CRC32_D8/CRC32_D8.data/wt/java_command_handlers.wdf
CRC32_D8/CRC32_D8.data/wt/project.wpc
CRC32_D8/CRC32_D8.data/wt/synthesis.wdf
CRC32_D8/CRC32_D8.data/wt/webtalk_pa.xml
CRC32_D8/CRC32_D8.data/wt/xsim.wdf
CRC32_D8/CRC32_D8.runs/
CRC32_D8/CRC32_D8.runs/.jobs/
CRC32_D8/CRC32_D8.runs/.jobs/vrs_config_1.xml
CRC32_D8/CRC32_D8.runs/.jobs/vrs_config_2.xml
CRC32_D8/CRC32_D8.runs/impl_1/
CRC32_D8/CRC32_D8.runs/impl_1/.Vivado Implementation.queue.rst
CRC32_D8/CRC32_D8.runs/impl_1/.Xil/
CRC32_D8/CRC32_D8.runs/impl_1/.init_design.begin.rst
CRC32_D8/CRC32_D8.runs/impl_1/.init_design.end.rst
CRC32_D8/CRC32_D8.runs/impl_1/.opt_design.begin.rst
CRC32_D8/CRC32_D8.runs/impl_1/.opt_design.end.rst
CRC32_D8/CRC32_D8.runs/impl_1/.place_design.begin.rst
CRC32_D8/CRC32_D8.runs/impl_1/.place_design.end.rst
CRC32_D8/CRC32_D8.runs/impl_1/.route_design.begin.rst
CRC32_D8/CRC32_D8.runs/impl_1/.route_design.end.rst
CRC32_D8/CRC32_D8.runs/impl_1/.vivado.begin.rst
CRC32_D8/CRC32_D8.runs/impl_1/.vivado.end.rst
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8.rdi
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8.tcl
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_clock_utilization_placed.rpt
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_control_sets_placed.rpt
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_drc_routed.pb
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_drc_routed.rpt
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_io_placed.rpt
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_opt.dcp
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_placed.dcp
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_power_routed.rpt
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_power_summary_routed.pb
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_route_status.pb
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_route_status.rpt
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_routed.dcp
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_timing_summary_routed.pb
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_timing_summary_routed.rpt
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_utilization_placed.pb
CRC32_D8/CRC32_D8.runs/impl_1/CRC32_D8_utilization_placed.rpt
CRC32_D8/CRC32_D8.runs/impl_1/ISEWrap.js
CRC32_D8/CRC32_D8.runs/impl_1/ISEWrap.sh
CRC32_D8/CRC32_D8.runs/impl_1/htr.txt
CRC32_D8/CRC32_D8.runs/impl_1/init_design.pb
CRC32_D8/CRC32_D8.runs/impl_1/opt_design.pb
CRC32_D8/CRC32_D8.runs/impl_1/place_design.pb
CRC32_D8/CRC32_D8.runs/impl_1/project.wdf
CRC32_D8/CRC32_D8.runs/impl_1/route_design.pb
CRC32_D8/CRC32_D8.runs/impl_1/rundef.js
CRC32_D8/CRC32_D8.runs/impl_1/runme.bat
CRC32_D8/CRC32_D8.runs/impl_1/runme.log
CRC32_D8/CRC32_D8.runs/impl_1/runme.sh
CRC32_D8/CRC32_D8.runs/impl_1/vivado.jou
CRC32_D8/CRC32_D8.runs/impl_1/vivado.pb
CRC32_D8/CRC32_D8.runs/synth_1/
CRC32_D8/CRC32_D8.runs/synth_1/.Vivado Synthesis.queue.rst
CRC32_D8/CRC32_D8.runs/synth_1/.Xil/
CRC32_D8/CRC32_D8.runs/synth_1/.Xil/CRC32_D8_propImpl.xdc
CRC32_D8/CRC32_D8.runs/synth_1/.vivado.begin.rst
CRC32_D8/CRC32_D8.runs/synth_1/.vivado.end.rst
CRC32_D8/CRC32_D8.runs/synth_1/CRC32_D8.dcp
CRC32_D8/CRC32_D8.runs/synth_1/CRC32_D8.rds
CRC32_D8/CRC32_D8.runs/synth_1/CRC32_D8.tcl
CRC32_D8/CRC32_D8.runs/synth_1/CRC32_D8_utilization_synth.pb
CRC32_D8/CRC32_D8.runs/synth_1/CRC32_D8_utilization_synth.rpt
CRC32_D8/CRC32_D8.runs/synth_1/ISEWrap.js
CRC32_D8/CRC32_D8.runs/synth_1/ISEWrap.sh
CRC32_D8/CRC32_D8.runs/synth_1/htr.txt
CRC32_D8/CRC32_D8.runs/synth_1/rundef.js
CRC32_D8/CRC32_D8.runs/synth_1/runme.bat
CRC32_D8/CRC32_D8.runs/synth_1/runme.log
CRC32_D8/CRC32_D8.runs/synth_1/runme.sh
CRC32_D8/CRC32_D8.runs/synth_1/vivado.jou
CRC32_D8/CRC32_D8.runs/synth_1/vivado.pb
CRC32_D8/CRC32_D8.sim/
CRC32_D8/CRC32_D8.sim/sim_1/
CRC32_D8/CRC32_D8.sim/sim_1/behav/
CRC32_D8/CRC32_D8.sim/sim_1/behav/CRC32_D8_tb.prj
CRC32_D8/CRC32_D8.sim/sim_1/behav/CRC32_D8_tb.tcl
CRC32_D8/CRC32_D8.sim/sim_1/behav/CRC32_D8_tb_behav.log
CRC32_D8/CRC32_D8.sim/sim_1/behav/CRC32_D8_tb_behav.wdb
CRC32_D8/CRC32_D8.sim/sim_1/behav/compile.bat
CRC32_D8/CRC32_D8.sim/sim_1/behav/compile.sh
CRC32_D8/CRC32_D8.sim/sim_1/behav/xelab.log
CRC32_D8/CRC32_D8.sim/sim_1/behav/xelab.pb
CRC32_D8/CRC32_D8.sim/sim_1/behav/xsim.dir/
CRC32_D8/CRC32_D8.sim/sim_1/behav/xsim.dir/CRC32_D8_tb_behav/
CRC32_D8/CRC32_D8.sim/sim_1/behav/xsim.
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.