搜索资源列表
spi
- SPI总线接口的verilog源码,包含仿真模块modelsim 和 quartus 工程。本人测试通过。-SPI bus interface in verilog source code, including the simulation module modelsim and quartus project. I test.
TRDB_DC2
- DE1/DE2CCD摄像头Verilog源代码。-DE1/DE2CCD camera Verilog source code.
50M
- verilog 语言写的分频模块,实现用50Mhz的时钟频率分出1hz的频率,也就是一秒的频率-verilog language sub-frequency module, using the 50Mhz clock frequency 1hz separation, that is, the frequency of second
md5_latest[1][1].tar
- MD5算法verilog代码,很不错的,可以互相交流学习-MD5 algorithm verilog code, and a very good
lcd_test
- Xilinx Spartan-3E实验板上基于verilog控制lcd屏幕A到Z反复轮转显示。-Xilinx Spartan-3E verilog based test control board lcd screen A to Z repeated rotary display.
MEDIAN.v
- fpga 的 median的verilog实现-median of verilog implementation
MSK
- 用VERILOG编写的MSK调制模块的程序代码 简单易懂-MSK modulation with a VERILOG module written in easy to understand code
1602LCD-Verilog
- 用FPGA控制在LCD1602上显示一段字符串。可以对LCD1602的控制有更深的了解-Using FPGA to control the LCD1602 display a string. LCD1602 can have a better understanding of the control
RS232(verilog)
- 串口RS232通信程序,包括对串口通信原理的说明。-RS232 serial communication program, including a descr iption of the principles of serial communication.
sdram_control.RAR
- 基于XILINX FPGA的SDRAM 控制器代码。VERILOG HDL代码编写-SDRAM CONTROLER
VGA
- 压缩包中包含了用Verilog编写的视频控制模块,实现PAL制式到VGA制式的实时转换,同时包含了VGA专用ram配置模块,可直接实用-Compressed package includes the preparation of the video with the Verilog control module, PAL format to achieve real-time conversion to standard VGA, VGA also includes dedicated ram
mp3decoder
- verilog实现mp3解码程序,包括testbench-mp3 decoder verilog implementation procedures, including the testbench
mcst
- 曼彻斯特编码实现,verilog HDL 做的,我也是从网上下的-Manchester encoding to achieve, verilog HDL to do, I am also from the Internet under
alu
- 用Verilog编写的简单的运算单元(ALU),可实现加、减、与、或、异或、非、左、右移等功能-Verilog prepared with simple arithmetic unit (ALU), can be add, subtract, and, or, exclusive-OR, non-, left, and other functions shifted to right
ad_da_ctr
- 基于FPGA的ad和da转换Verilog代码,FPGA采用ep2c5芯片,做成异步fifo,ad芯片采用TI的ths1230,da芯片采用TI的TLV5619,仿真结果基本正确。-FPGA-based ad and da conversion Verilog code, FPGA using ep2c5 chip, made ??of asynchronous fifo, ad-chip using TI s ths1230, da chip uses TI s TLV5619, simula
APB
- It s the verilog source code for AMBA APB 2.0 Slave
handshake
- AMBA 3 AXI handshake protocol. Verilog platform. master and slave.
jtag
- verilog jtag源码及原理,还有debug模块。边界扫描等-verilog jtag source and principle, as well as debug module. Boundary-Scan, etc.
yindaiao
- Verilog HDL语言,在FPGA开发板上实现电子琴弹奏的功能-Verilog HDL language, in the FPGA development board to achieve the functions of keyboard play
lcd1602
- 1602液晶显示控制 verilog程序 -1602 LCD Control verilog