搜索资源列表
uart2bus_latest.tar
- 这是一个用Verilog HDL和VHDL设计的UART控制器的IP核,里面有详细的源代码-This is a Verilog HDL and VHDL design UART controller IP core, which has detailed source code
uart_io_test
- verilog实现的uart,在icore2上能测试,代码是特权同学的,我修改了波特率部分。复位部分-verilog achieve uart, on icore2 can test the code is the prerogative of the students, I modified the baud section. Reset section
T01_UART_CORE
- Verilog 实现的 UART串口读写控制核 参数化校验、时钟设置,完整工程(xilinx),包括文档、源码等。供学习参考,希望大家上传自己代码,共同提高,打倒小日本。-Verilog implementation of the UART serial port to read and write control nuclear parametric check, clock setting, complete project (Xilinx), including documentation
uart_io_test
- verilog中UART的PC通信协议,看过的人都说好,已经验证正确性,很不错的代码。-verilog in the PC UART communication protocols, seen people say well, has verified the accuracy, very good code.
experiment_4_uart_communication
- 这是一个uart串口通信的代码,是基于ise运行的verilog语言,可以实现上位机和开发板的通信以及开发板显示数据并返回累加和的功能。- This is a serial code for uart communication is based on running ise verilog language, you can achieve PC and development board communications, and development boards to display
rs232
- verily 串口rs232代码,可参数化波特率-uart code in verilog