搜索资源列表
SPtransform
- Verilog HDL编写的串并转换。采用iout类型口。包含源文件和测试文件。用Modsim编译。-Verilog HDL Series and the preparation of the conversion. I used iout types. Includes source and test papers. Modsim compiler used.
class12_uart_rx
- verilog编写的串口接收程序,学习串口的话可以用作参考,已经实际验证过-Verilog prepared by the serial receiving procedures, learning serial port can be used as a reference, has been verified
18.UART
- 使用verilog语言实现FPGA上的串口程序编写,可实现9600波特率下的收发功能,且占用逻辑单元较少-The use of verilog language FPGA on the serial program to achieve, can achieve 9600 baud rate transceiver function, and occupy less logical unit
tlc549uart
- 利用EP2C8Q208C8N芯片控制串口通信,FPGA,Verilog-Using EP2C8Q208C8N chip control serial communication, FPGA, Verilog
uartfifo
- 串口通信例程,使用FIFO数据缓存。Verilog源码,基于FPGA的uart开发,加深理解。-uart communication
uarttx
- fpga板 verilog写的串口发送数据的模块,主要可以看下思路,也是可用的-Fpga board verilog write serial port to send data module, the main can look at ideas, is also available
uart
- 嵌入式串口通讯,采用verilog编写,在altera开发板上运行(Embedded serial communication, written using Verilog, altera development board on the run)
8_1
- 一个具有置位、复位、左移和右移功能的八位移位寄存器/“01011010”序列检测器。移位寄存器电路端口为:异步清零输入端口rst,输入时钟clk,置数判断输入端口load,移位类型判断输入端口m,数据输入端口data[7:0],输出端口q[7:0]。序列检测器电路端口为:异步清零输入端口rst,输入时钟clk,串行数据输入端口d,输出标志端口s。(A eight bit shift register / 01011010 sequence detector with set, reset, le
RS_422
- 在K7FPGA上利用verilog语言编写的RS422串口,由于没找到Verilog所以选择了VHDL(On the K7FPGA, using Verilog language RS422 serial port, because did not find Verilog, so chose VHDL)
RS232
- 基于quartusii的用verilog编写的rs232串口程序(QuartusII based on Verilog prepared by the RS232 serial procedures)
uart
- 基于verilog的fpga串口通信,rx,tx.两根线(Basend on verilog fpga uart tong xin)
uart_test
- verilog写的串口发送机,虽然简单,但是注释写的比较清楚,适合新学习FPGA的同学作参考(Serial transmitter written in Verilog)
FPGA与SPI接口程序(hdl源代码)
- FPGA,VERILOG,SPI串口通信;(FPGA,VERILOG,SPI;;;;;;;;;)
project2
- 基于Verilog在quartus平台上搭建的串口通信模型,适用于初学者。本实验所用RXD的波特率为9600,TXD波特率为9600×16,1位起始位,8位数据位(ASCII码),1位停止位,无奇偶校检位。接收数据时,至少连续采样8个周期都是“0”后,才认定为起始位,之后每隔16个周期取一次数据。(Verilog based on the quartus platform to build a serial communication model, suitable for beginners.
ad706_test
- AD7606的FPGA驱动,AD7606与FPGA通过并行模式连接。FPGA可以将AD采集到的信号转换成电压信号通过串口输出,可通过PC机串口调试助手查看。实测可用(The drive program of AD7606 write by verilog. FPGA can convert the AD7606'sigal to volatage and send the converted signal to PC through uart.)
新建文本文档
- Verilog编写的按键代码,采用异步串口传输协议,并带有偶校验。(Verilog's key code, asynchronous serial port transmission protocol, and with even check.)
12345 keyuart
- verilog实现uart串口编程 FPGA板与PC传输数据(verilog uart processing FPGA and PC communication)
spi final
- verilog 实现spi 串口 通过FPGA板可以看出数据传输(verilog spi can be demonstrated with FPGA)
uart
- 基于verilog的串口通信 rs232串口 可以通过八路彩灯判断输入的程序
project2
- 基于FPGA实验板设计一个远程控制系统,接收由计算机发出的数据,和实验板上矩阵键盘输入的数据完成相应的运算之后,结果显示在实验板的数码管上,同时发送回计算机显示。(A remote control system is designed based on the experimental board of FPGA, which receives the data sent by the computer and completes the corresponding calculation wi