搜索资源列表
light
- 基于verilog语言的交通控制灯的源代码-Traffic control lights based on verilog
traffic_light
- 用Verilog HDL语言写一个交通控制灯的状态机。十字路口，红绿灯，带倒计时功能，也可以自行变换亮灯时间。-Verilog HDL language used to write a traffic control light state machine. Intersections, traffic lights, with the countdown function, you can also change their own light time.
lights
- verilog实现交通控制灯，能显示十字路口各方向状态，能红黄绿灯倒计时，能总体清零-verilog to achieve traffic control lights, can show the direction of crossing the state, the countdown to red, yellow, green and can generally be cleared
jiaotongdeng
- 用verilog编写的交通控制灯程序，直接就可以运行。对于一般的学者可以参考应用。-Prepared by the traffic control lights verilog program to run directly. Scholars can refer to the general application.
traffic
- 用verilog语言实现交通控制灯的功能，基于spartan3E开发板。-Verilog language with light traffic control functions, based on spartan3E development board.
Traffic-Light-Controller
- verilog语言实现交通指示灯的设计，红绿黄灯亮的时间间隔不同，由时钟控制。-Verilog language realization the design of the traffic lights
Traffic-Controller
- 本代码为基于Spartan6的verilog交通控制灯代码，在ISE软件中仿真成功。-The code for the verilog code Spartan6 traffic control lights on in the ISE software emulation success.
traffic_control
- 使用verilog语言编写的双向交通信号控制灯程序，通过状态机转换实现车行道和人行道功能，以cyclone IV系列开发板做为应用平台。-Verilog language using two-way traffic signal control lights procedures, driveway and sidewalk functions via a state machine transition to cyclone IV Series development board as the
traffic
- 用Verilog语言模拟交通灯实验，内容简单，适合初学者，- Simulation of traffic light experiment using Verilog language
traffic_controller
- 一款交通灯控制芯片的verilog源码，该源码通过仿真并在FPGA上运行成功，可以实现上位机操作控制交通灯的工作模式：两相模式和四相模式。上位机操作通过串口调试助手来完成。源码中与上位机的接口采用的是UART接口。-This is a verilog code for a kind of traffic light controller. The code was simulated and verificated on FPGA. When the code works on FPGA, it
DigitalClock
- 交通灯使用Verilog编写的，大家可以-digital led
traffic_lights
- 运用Verilog HDL编程语言，实现十字路口的交通灯功能，可在FPGA等硬件上进行仿真（默认硬件晶振为50MHz）。-Using Verilog HDL programming language, to achieve the crossroads of traffic lights function, can be simulated in FPGA hardware on (the default hardware crystal is 50MHz).
jtd
- 基于verilog HDL描述的交通灯系统设计-Traffic Light System verilog HDL descr iption based