搜索资源列表
sdram_48LC16M16A
- 48LC16M16A型SDRAM芯片的FPGA控制器程序-48LC16M16A SDRAM chip FPGA controller program
verilogsram
- 一个基于verilog的sdram读写控制器，可以将数据写入sdram并读回。-One based on the sdram verilog write controller, data can be written to and read back sdram.
uCOS_II_Tutorial
- Controller circuit. This circuit generates the signals needed to deal with the SDRAM chip.
test_ddr2_ip
- ddr2 SDRAM 高性能控制器及测试-DDR2 SDRAM High Performance Controller
DE2_TV
- 本代码为Altera DE2开发板例程源码，（FPGA：EP2C35F672C6）quartus II 9.0以上可以编译（随板源码为7.2以下版本，在9.0以上版本编译会报错）。本代码实现一个音视频播放器TV_BOX。-This demonstration plays video and audio input a DVD player using the VGA output and audio CODEC on the DE2 board. There are two major bl
mem_interface_top_ddr_controller_0
- 在 Virtex™ -4 XC4VLX25 FF668 -10C 器件中实现的 DDR SDRAM 控制器。-DDR controller
STM32F746-FMC
- 这stm32f746代码描述了如何配置访问SDRAM控制器的FMC 记忆的低功耗模式（模式的SDRAM自刷新）。-This STM32F746 code describes how to configure the FMC controller to access the SDRAM memory.and low power mode (SDRAM Self Refresh mode).
sdr_ctrl_latest
- Code for use with windows on FPGA and provides latest controller for SDRAm and Flash at the same time