搜索资源列表
mu0
- 基于Xilinx Spartan6的 一个简单的CPU MU0 VHDL-Based on a simple CPU Xilinx Spartan6 of MU0 VHDL
11-songer
- 基于Xilinx Spartan6的FPGA案例 播放 梁祝 的程序 VHDL-Play Lovers of FPGA-based Xilinx Spartan6 case program VHDL
mb
- xilinx公司Microblaze核源文件,版本v7_10_a,语言VHDL,用于FPGA开发和DC综合-xilinx company Microblaze nuclear source file, version v7_10_a, language VHDL, and FPGA development for integrated DC
DSSS
- 用VHDL实现基于Xilinx的FPGA上的直接序列扩频通信,并且附带了matlab仿真程序。-VHDL implementation based on direct sequence spread spectrum communication on Xilinx' s FPGA, and comes with matlab simulation program.
multiplier32
- 32 BIT MULTIPLICATION VHDL CODE IMPLEMENTED IN XILINX
Seven_segment_display
- SEVEN SEGMENT DISPLAY, ON VHDL, ISE DESIGN SUITE 14.7, XILINX
project-main-doc
- The name of the project is “RUN LENGTH ENCOADING”. In this project transmit the data use different compression Techniques. In these Techniques input date is to be encoded. By use the techniques the input data is to be compress .In this project it is
Runlength-Data-Compression
- The name of the project is “RUN LENGTH ENCOADING”. In this project transmit the data use different compression Techniques. In these Techniques input date is to be encoded. By use the techniques the input data is to be compress .In this project it is
ZHWX
- DDS 产生正弦信号,OOK,AM三种波形。 使用xilinx FPGA VHDL-DDS. Resulting in sinusoidal signal, OOK, AM three waveforms. Using xilinx FPGA VHDL.
chuanxing
- VHDL的串行通信程序,硬件描述语言,使用xilinx ISE软件-VHDL serial communication program
TG_noc_testpkg
- NOC configuration with VHDL code using Xilinx card
USB_SoftLock
- USB SoftLock, 包含VHDL for Xilinx FPGA,上位机驱动以及应用程序-USB SoftLock, Include VHDL for Xilinx FPGA, PC Driver and App
axi_jesd204b
- ADI JESD204接口的ADC与Xilinx FPGA接口IP,包含Verilog和VHDL源代码,AXI总线接口,ADC串行控制接口-ADI IP for interfacing JESD204 ADC to Xilinx FPGA, include Verilog/VHDL source code, AXI interface and serial config interface
FPGA
- 韩福柱老师FPGA实验源码,用vhdl语言在xilinx FPGA上实现,包括ad采集,温度传感器读取,秒表,跑马灯和按键次数统计4个实验-Han Fu teacher FPGA column experiment source code, vhdl languages on xilinx FPGA implementations, including ad acquisition, temperature sensor readings, stopwatch, marquees and key
xapp1151_Param_CAM
- Xilinx基于BRAM的CAM的实现,使用vhdl语言。-The realization of CAM.
h265enc_v1.0
- 用vhdl语言编写的h.265编码器,可用于xilinx或altera的fpga(h.265 encoder written by vhdl. It can be download to xilinx or altera's fpga)
variable_duty_cycle_pwm
- VHDL project in ISE Xilinx for PWM generation
15010120041_高瑞雪_lab2
- 在本实验中,将使用System Generator for DSP创建一个带乘法器和累加器的12-bit x 8-bit MAC(Multiplier Accumulator),并使用System Generator 的Resource Estimator块来估计资源利用率。 在仿真Simulink中的设计之后,将从该设计中生成VHDL代码和内核,并在Xilinx ISE Foundation开发软件中实现MAC。(Design, construct and verify the specifi
xi
- xilinx screenshot vhdl verilog
SN7474
- 74LS74芯片行为级代码,实现了双D触发器与逻辑延迟,可利用modelsim仿真(74LS74 chip behavior level code)