搜索资源列表
sfs
- DW 256 DUP(?) STACK1 ENDS DDATA SEGMENT MES1 DB The least number is:$ MES2 DB 0AH,0DH, The largest number is:$ NUMB DB 0D9H,07H,8BH,0C5H,0EBH,04H,9DH,0F9H DDATA ENDS CODE SEGMENT ASSUME CS:CODE,DS:DDATA START: MOV AX,DDAT
CDMA1
- 关于CDMA的工程设计手册，人民邮电版本-About CDMA engineering design manual version of Posts And Telecommunications News
rng
- 通信系统中的噪声发生器，可用于ＣＤＭＡ信号源电路。-Communication system noise generator can be used for CDMA signal source circuit.
CDMACoax
- this a mix file.in this cdma vhdl ,simulink file included-this is a mix file.in this cdma vhdl ,simulink file included
WIRELESS
- This file contains source code for DS-CDMA transciver using VHDL. it is having two source codes one is for Transmitter and another is for reciever programme.
AMBA
- AMBA总线结构的VHDL代码 AMBA总线VHDL代码范例-AMBA BUS example
deinterleave
- CDMA.1X中，解交织的FPGA实现，程序基于VHDL编写，在XILINX开发板实现。-CDMA.1X, the solution of interwoven FPGA implementation, the program prepared based on VHDL, in the XILINX development board to achieve.
CDMA_MULT3_ise9migration
- CDMA Source code and documentation
CDMA
- CDMA source code and documentation best code
syn_clk
- 基于VHDL语言的CDMA基带传输系统设计实现传输-VHDL
delaymwal
- 00基于VHDL语言的CDMA基带传输系统源代码-VHDL
cdma
- vhdl code for flip-flop,lfsr
bpsk_spread_spectrum_modulator_demodulator
- code for bpsk spread spectrum modulator used in cdma -code for bpsk spread spectrum modulator used in cdma ..
cdma
- 使用verilog在QII系统中开发的一个简单的4用户CDMA系统。-In QII system using verilog developed a simple four-user CDMA system.
CDMA_DECODING
- CDMA encoding using VHDL
CDMA_ver
- Iplementation of CDMA reciever and Transmitter using VHDL and Verilog Coding