搜索资源列表
-
0下载：
5阶cic滤波器，抽取12倍，的verilog程序，已经通过仿真验证，一、具有很高的速率,5-order CIC filter, collected 12 times the Verilog procedures are by simulation, one with a very high rate
-
-
0下载：
CIC梳状滤波器verilog源码，包括积分器，下抽级以及梳状滤波器三个部分。,CIC comb filter verilog source code, including the integrator, under the pump, as well as comb filter class is in three parts.
-
-
0下载：
单级cic数字积分梳妆滤波器实现，格式.v代码，verilog语言编程-Single-stage CIC filter dressing integral digital format. V code, verilog language programming
-
-
0下载：
精通verilog HDL语言编程源码之5--CIC积分梳状滤波器设计-Proficient in verilog HDL source language programming of 5- CIC Integrator Comb Filter Design
-
-
0下载：
CIC filter setup, this is special used for the DDC
-
-
0下载：
用Verilog语言实现积分梳状滤波器(CIC)设计-Achieve integration with Verilog language comb filter (CIC) design
-
-
0下载：
积分梳状滤波器(CIC)verilog设计.rar-Integral comb filter verilog design.rar
-
-
1下载：
基于DSPbuilder搭建的DDC，里面包括CIC滤波器，FIR低通滤波器，HB半带滤波器，NCO等，实现了GC5016芯片的功能-DSPbuilder erected based on DDC, which include the CIC filter, FIR low-pass filter, HB half-band filter, NCO, etc. to achieve the function of the GC5016 chip
-
-
0下载：
CIC抽取滤波器，抽取系数8,verilog版本，用于数字下变频-CIC decimation filter, extraction coefficient of 8, verilog version, for digital down-conversion
-
-
0下载：
4阶CIC内插滤波器，内插系数64，Verilog版本，数字下变频-4-order interpolating CIC filter interpolation factor of 64, Verilog version of the digital down-conversion
-
-
0下载：
2倍抽取14位的3级CIC滤波器的FPGA实现的verilog代码-cic filter
-
-
0下载：
抽取滤波的Verilog实现，经测试可用-Decimation filter
-
-
0下载：
3阶的32倍抽取cic滤波器verilog代码-Level 3, 32 times the extraction of cic filter verilog code
-
-
0下载：
cic滤波器2倍抽取verilog代码及testch-cic filter decimation verilog code and testch
-
-
0下载：
该文件包含数字抽取滤波器cic的verilog代码，经测试可用，且简介，消耗硬件资源较少。-This file contains digital sampling filter cic verilog code, after testing is available, and the introduction, less consumption of hardware resources.
-
-
0下载：
很好的级联积分梳妆CIC滤波器verilog
源代码，希望对大家有所帮助-Good cascade integral dressing CIC filter source code, hope to be of help for you
-
-
0下载：
CIC Filter 实现的matlab源码.里面使用MATLAB，verilog，c++混合实现CIC抽取滤波器-CIC Filter achieve matlab source. Inside using MATLAB, verilog, c++ hybrid implementation CIC decimation filter
-
-
0下载：
Code Verilog CIC Filter FPGA
-
-
0下载：
一个CIC滤波器的源代码，基于verilog HDL语言(The source code of a CIC filter is based on Verilog HDL language.)
-
-
2下载：
包括地址产生单元、数据查询单元（可以重新初始化rom中的数据，由matlab产生.coe文件替换）、积分单元、抽取单元、梳状滤波单元，对于初学者很有帮助(Including address generation unit, data query unit (data can be re-initialized in rom, generated by matlab. COE file replacement), integration unit, extraction unit, comb fi
-
