搜索资源列表
-
0下载：
xilinx FFT using ip core project navigator-xilinx ip using FFT core project navigator
-
-
0下载：
利用傅立葉轉換計算核心的部份，再用sin,cos的方式以表顯示。-Calculated using Fourier transform part of the core, and then sin, cos the manner shown in the table below.
-
-
0下载：
FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results.
here is what I do:
1- from core generator I choose fft core and create .vhd & .vho &
-
-
0下载：
CFFT is a radix-4 fast Fourier transform (FFT) core with configurable data width and
a configurable number of sample points in the FFT.
Twiddle factors are implemented using the CORDIC algorithm, causing the gain of the
CFFT core to be differen
-
-
0下载：
利用IP Core编写的Verilog程序，实现FFT变换，希望对大家有帮助。-Written using Verilog IP Core procedures to achieve FFT transformation, we want to help.
-
-
0下载：
FFT的FPGA硬件实现，利用ALTERA公司的IP核来实现此功能,包含工程文件和相关例程-FFT hardware implementation, FPGA implementation of FFT function, using ALTERA s IP core to achieve this functionality
-
-
0下载：
QUARTUSII FFT的IP核，用VHDL实现。-QUARTUSII FFT IP core using VHDL implementation.
-
-
0下载：
FFT实现信号的检测与同步，使用FFT做相关运算，大大缩短了了同步的复杂度和时间，这里是主代码，其他模块QUARTUS中自带有IP核，直接调用就是了-FFT signal detection and synchronization, do the relevant calculations using FFT, greatly reducing the complexity and time synchronization, here is the main code IP core comes
-
-
2下载：
Xilinx FPGA中FFT IP核的使用笔记，内部有FFT硬核的端口说明和具体设置以及源代码，对于数字信号处理研究人员，能图像处理、雷达成像、实时通信开发人员较多的开发时间！-Xilinx FPGA in the FFT IP core using a laptop internal hard core of the FFT port descr iption and specific settings as well as the source code for digital signa
-
-
4下载：
短时傅里叶变换的FPGA实现零重复度使用了fft的IP核设计-When the Fourier transform of the FPGA to achieve zero repeatability using fft IP core design
-
-
1下载：
matlab simulinc file for calculating xilinx fft core using system generator
-
-
1下载：
采用MATLAB实现定点的FFT运算，但是仿真硬件结构的IP核调用以及误差产生模式，用于仿真FPGA实现FFT运算的效果和误差来源。-FPGA to realize the company s 68013A paragraph Cypress USB chip used SLAVEFIFO read operation, the fixed-point implementation using MATLAB FFT operation, but the hardware structure of
-
-
0下载：
ALTERA的FFT IP核时序的仿真，verilog语言。采用burst方式，FFT点数2048点-FFT IP core of timing simulation ALTERA, verilog language. Using burst mode, FFT points 2048 points
-
-
0下载：
512点的FFT 使用IP核 帮助新手理解-Using a 512-point FFT IP core to help the novice to understand
-
-
0下载：
fft算法的实现，包括时域抽取和频域抽取。可以帮助学生快速了解fft算法的核心思想。-This software is a implementation of fft algorithm, which includes the time-domain and frequency-domain.Using this software, students can quickly understand the core idea of fft algorithm.
-
-
0下载：
采用Xilinx提供的VHDL FFT ip核实现512点FFT，可以实现使能控制、时钟控制等功能-Using Xilinx provides VHDL FFT ip core to achieve implementation of 512 points FFT, with enable control, clock control and other functions
-
-
0下载：
用ip核实现fft。用vhdl编写。altera的fpga-Ip core implementation using fft. Written in vhdl
-
-
0下载：
基于FPGA的FFT的IP核实现，有其详细源码，采用verilog语言编写，内容详细-The FFT based on FPGA IP core implementation, has its source in detail, using verilog language writing, detailed content
-
-
0下载：
利用Altera的IP核，实现FFT算法使用信息流模式读写，使用SignalTap II嵌入式逻辑分析仪观察信号，A/D只要是并行的8位芯片都可以。-Achiving FFT by using Altera IP Core,you can observe the signal by the embedded logic analyzer Signal Tap II,as for A/D device, it s suitable for a parllarel 8 bits A/D device
-
-
0下载：
FFT 32K点设计实例v1.0.0自述文件
本自述文件包含以下部分：
工具要求
o Quartus II编译
o ModelSim仿真模型
o MATLAB模型(FFT 32K Point Design Example v1.0.0 README File
This readme file for the Fast Fourier Transform (FFT) 32K Point Design contains
information about the design exam
-
