搜索资源列表
-
0下载：
Designing a synchronous finite state machine (FSM) is a common task for a digital
logic engineer. This paper discusses a variety of issues regarding FSM design using
Synopsys Design Compiler. Verilog and VHDL coding styles are presented, and
-
-
0下载：
verilog HDL下有限状态机（FSM），麻雀虽小，但五脏俱全！值得一看-under the verilog HDL Finite State Machine (FSM), the sparrow may be small, but is a fully-equipped! Worth a visit! !
-
-
0下载：
高效的同步有限状态机的设计，本代码详细的说明了如何设计高效和规范的fsm设计-Efficient Synthesizable Finite State Machine Design using NC-Verilog
-
-
0下载：
有限状态机源码，verilog语言编写。非常详细的示范了FSM状态机的编写。-Finite state machine source code, verilog language. A very detailed model of the FSM state machine preparation.
-
-
0下载：
有限状态机，用Verilog语言，执行正确，仿真通过。-Finite state machine, with the Verilog language, the implementation of the right, simulation pass.
-
-
0下载：
verilog fsm e book to understand verilog codes in finite state machine
-
-
0下载：
verilog finite state machine program
-
-
0下载：
自动售货机程序，以Verilog三段式描述方法描述有限状态机FSM，编译及输出正常-Vending machine program, describe the method described in Verilog three-finite state machine FSM, compile and output normal
-
-
0下载：
verilog语言，有限状态机实现的序列检测器-verilog language, finite state machine sequence detector
-
-
0下载：
有限状态机fsm 二段式编写 verilog(Finite state machine, FSM, two sections, verilog)
-
