搜索资源列表
RIJNDAEL_DE_TOP
- AES解密运算模块,运算速率100Mbps,请大家参考-AES decryption computing module, computing speed 100Mbps, please refer to
systemcaes_latest.tar
- 高级加密标准aes加密算法用fpga实现的Verilog源代码。-Advanced encryption standard aes encryption algorithm using fpga implementation Verilog source code.
comp1
- 实现了加密狗的功能,完成此功能用的硬件描述语言,verilog hdl 在各方面是最好的,欢迎下载。-fpga aes
FPGA_128_AES_decryption
- 以FPGA具體實現的128-bit AES decryption,包括介紹文件以及源碼。-FPGA-based 128-bit AES decryption
AES-algorithm-design
- 基于FPGA的AES算法芯片设计实现,文中具体给出了测试的运行时间等数据-AES algorithm for FPGA-based chip design to achieve
09912007AEScoremodules
- aes descr iption architecture processes vhdl code with pipelining and throughput reduction with an aim to create a faster AES decoding system in FPGA
aes_core.tar
- 基于FPGA平台的256为AES加密IP核-FPGA-based platform for the AES encryption IP core 256
AES-sopc--ip
- 在FPGA上实现了AES,并写了基于AVALON总线的接口,主要使用是VHdL实现,并在SOPC系统上定制了IP核。-FPGA to realize the AES, and write the AVALON based on the bus interface, the main use is VHdL implementation, and the SOPC system in custom made IP core.
AES
- Pipelined Implementation of AES Encryption Based on FPGA
aes-encryption
- 为实现AES加密设计的高速实现,本设计引进了一种AES的并行设计算法,整体结构和加密进程,基于FPGA本身的特征和算法,设计使用并行处理算法来实现并行处理进程。-To implement the design of the AES algorithm with a high speed, the thesis introduce the principia mathematica of AES algorithm, integral structure and the Encryption pr
AES-based-on-FPGA-jiami
- 该模块是基于FPGA的AES加密算法实现的Verilog代码,包含一个顶层文件和两个调用模块,最高误差在15ns-This module is the AES encryption algorithm FPGA based on the Verilog code, contains a top-level files and two call module, the maximum error in 15ns
AES-based-on-FPGA-jiemi
- 基于FPGA的AES算法实现,使用verilog语言实现。本模块只包含解密过程,没有加密过程。-Implementation of AES algorithm based on FPGA, using Verilog language. This module contains only the decryption process, no encryption process.
AES
- AES算法加解密过程的Verilog代码,包括测试文件,通过FPGA验证。-AES algorithm encryption and decryption process Verilog code, including test files through the FPGA verification.
FPGA-IMPLEMENTATION-OF-AN-AES-PROCESSOR
- Advanced Encryption Standard(AES) implementing in a faster and secured way is expected. AES can be implemented in software/hardware. In hardware implementation ASIC solution requires high cost and much design time while FPGA based implementation
AES-on-FPGA
- AES算法在FPGA上的实现,对AES算法所用的器件资源进行了总结-AES on FPGA the Fastest to the Smallest
AES-pipelined-architecture
- AES算法,采用FPGA实现,重点描述了流水线设计,使用才方法使加解密具有很高的吞吐率-An AES crypto chip using a high-speed parallel pipelined architecture
AES
- aes源码verilog带有仿真环境,可用于FPGA实现-aes verilog rtl
A-compact-AES-core-with-on-line-error-detection-f
- This paper presents a compact, low-cost, on-line error-detection architecture for a 32-bit hardware implementation of the AES. The implemented AES is specially designed for FPGA-based embedded applications, since it is tuned to specific FPGA logi
ALTERA
- we are in this file about altera fpga xilinx communication syaterm toolbox for design and system requirements
aes256
- 基于FPGA的AES256位加密,根据AES128位加密进行改编的,还存在一些问题需改善。(AES256 encryption based on FPGA,according to AES128 bit encryption.There are still some problems to be improved.)