搜索资源列表
-
1下载:
8位相 加乘法器,具有高速,占用资源较少的优点-eight multiplier phase together with high-speed, taking up less resources advantages
-
-
0下载:
本源码是高速并行乘法器的设计源码,开发软件为MAX+PLUS.输入为两个带符号的二进制数-the source is a high-speed parallel multiplier design source, development of software for MAX PLUS. with the importation of two symbols of binary -
-
-
1下载:
乘法器是硬件设计中的很常见也很重要的一个模块,它的VHDL硬件实现很好的解决了软件编程中做乘法速度慢的问题,在实时高速系统应用中或DSP软核或数字信号处理硬件实现算法中,经常能使用到乘法器,所以经典的高速乘法器IP 很有参考价值-Multiplier is a common and important module in hardware designing.Its VHDL addresses the low speed of multiplication in software progra
-
-
0下载:
用HDPLD实现的高速并行乘法器,其输入为两个带符号位的4位二进制数- HDPLD implementation with high-speed parallel multiplier, the input symbols with two 4-bit binary number
-
-
0下载:
从分析FIR 数字滤波器的原理和设计方法入手,主要针对基于FPGA 实现数字滤波器乘法器的算法进行了比较研究,并通过一个8 阶FIR 低通滤波器的具体设计,简要分析比较了几种算法的优越性和缺点,从而充分发掘和利用FPGA 的高速特性。-From the analysis of FIR digital filter design theory and approach, mainly based on the realization of digital filter FPGA multiplie
-
-
0下载:
潘明海 刘英哲 于维双 (论文)
中文摘要:
本文讨论了一种可在FPGA上实现的FFT结构。该结构采用基于流水线结构和快速并行乘法器的蝶形处理器。乘法器采用改进的Booth算法,简化了部分积符号扩展,使用Wallace树结构和4-2压缩器对部分积归约。以8点复点FFT为实例设计相应的控制电路。使用VHDL语言完成设计,并综合到FPGA中。从综合的结果看该结构可在XC4025E-2上以52MHz的时钟高速运行。在此基础上易于扩展为大点数FFT运算结构。
-Pan Mingha
-
-
0下载:
快速傅氏变换(FFT)是离散傅氏变换的快速算法,它是根据离散傅氏变换的奇、偶、虚、实等特性,对离散傅立叶变换的算法进行改进获得的。它对傅氏变换的理论并没有新的发现,但是对于在计算机系统或者说数字系统中应用离散傅立叶变换,可以说是进了一大步。数字信号处理器(DSP)是一种可编程的高性能处理器,近年来发展很快.它不仅适用于数字信号处理,而且在图像处理、语音处理、通信等领域得到了广泛的应用.通用的微处理器在运算速度上很难适应信号实时处理的要求.联沪处理器中集成有高速的乘法器硬件,能快速地进行大量数据的
-
-
0下载:
ABSTRACT:
Low power consumption and smaller area are some of the most important criteria for the
fabrication of DSP systems and high performance systems. Optimizing the speed and
area of the multiplier is a major design issue. However, area and
-
-
0下载:
国防科技大学的一篇高速乘法器算法的论文,应用于FPGA-National Defense University in a high-speed multiplier algorithm paper, used in FPGA
-
-
2下载:
基于FPGA的数字下变频器(DDC)的设计,将采样得到的高速率信号变成低速率基带信号,以便进行下一步的信号处理。由NCO、数字混频器、低通滤波器和抽取滤波器四个模块组成。采用自编的加法树乘法器,提高乘法运算效率。-Design based on FPGA digital downconverter (DDC), the high-speed signal will be sampled baseband signal into a low rate for the next step in th
-
-
0下载:
ile Format: PDF/Adobe Acrobat - Quick View
by SS Basha - 1963 - Related articles
HIGH SPEED MULTIPLIER FOR ALU S USING MINIMAL ... VHDL codes for 8x8-bit signed numbers and successfully simulated and .... a partial product is generated from the m
-
-
0下载:
ile Format: PDF/Adobe Acrobat - Quick View
by SS Basha - 1963 - Related articles
HIGH SPEED MULTIPLIER FOR ALU S USING MINIMAL ... VHDL codes for 8x8-bit signed numbers and successfully simulated and .... a partial product is generated from the m
-
-
0下载:
Jul 11, 2012 – Design of Efficient Multiplier Using Vhdl - download or read online. ... presents an efficient implementation of high speed multiplier using the array multiplier,shift & add algorithm,Booth ..... VHDL code for booth multiplier radix 4
-
-
0下载:
Jul 11, 2012 – Design of Efficient Multiplier Using Vhdl - download or read online. ... presents an efficient implementation of high speed multiplier using the array multiplier,shift & add algorithm,Booth ..... VHDL code for booth multiplier radix 4
-
-
0下载:
VERILOG Code for IEEE Paper Low-Error and Hardware-Efficient Fixed-Width Multiplier
by Using the Dual-Group Minor Input Correction Vector
to Lower Input Correction Vector Compensation Error
Run by ModelSim 6.2 software
Here paper output and m
-
-
0下载:
An FPGA Based High Speed IEEE-754 Double Precision Floating Point Multiplier
-
-
0下载:
IT IS HIGHBRID MULTIPLIER WHERE WILL BE USEFUL TO GET HIGH SPEED MULTIPLICATION IN PROCESSORS
-
-
0下载:
流水线高速并行乘法器,流水线设计,并行加法计算-High-speed parallel pipelined multiplier
-
-
0下载:
to increase the speed/Performance of the system the
UT (Urdhva Triyambhayam) multiplier is used. UT Multiplier
[10] is an cient methodology of Indian mathematics as it
contains 16 SUTRAS (formulae). A high speed multiplier
design by using Urd
-
-
0下载:
Floating Point FP multiplication is widely used in large set of scientific and signal processing computation. Multiplication is one of the common arithmetic operations in these computations. A high speed floating point double
-