搜索资源列表
ztj
- 摩尔状态机检验程序,序列检测器,1100101检测-Moore state machine testing procedures, the sequence detector, 1100101 test
FSM_Moore
- Moore型有限状态机设计,设计软件quartus,有详细注释-Moore-type finite state machine design, design software, quartus, with detailed notes
duble-process-lock
- 编写由两个主控进程构成的与上述功能相同的符号化Moore型有限状态机-The process of writing composed by two main control functions with the same symbol of Moore-type finite state machine
VHDL-Project
- Design of a Moore Synchronous Sequential Machine that operates according to the following two sequences.
Moore_Asynchronous_state_machine
- moore异步状态机verilog实现,通过异步时钟和两个输入来对输出的状态进行控制,比同步状态机有更广泛的应用。-the moore asynchronous state machine verilog implementation, asynchronous clock and two input to the output state control, have a much wider application than the synchronous state machine.
detector_Moore
- 该程序实现了序列101101的检测,每当检测到该序列就输出1,采用了Moore型状态机。-This procedure realize the series 101101 detection, whenever detection to the sequence is output 1, the Moore type state machine.
MOORE_state
- MOORE状态机 vhdl描述的moore型状态机 在QUARTUS上的仿真与实现-moore state Machine
SCHK
- 由两个主控进程构成的相同功能的符号化Moore型有限状态机-Constituted by two master processes the same function symbol Moore finite state machine
example2
- 此代码硬件开源代码,代码实现摩尔状态机的功能,值得参考-This code is open source hardware, code Moore state machine functions, it is also useful
s_machine
- 单进程Moore状态机,st0到st4的五个不同状态间的转换。性能良好的同步时序逻辑模块; 与VHDL的其他描述方式相比,状态机的VHDL表述丰富多样、程序层次分明,结构清晰,易读易懂-Single process Moore state machine, st0 to st4 five conversion between different states. Good performance of synchronous sequential logic module Compare
7_4_Key_Long_Short_Moore
- 状态机思想之moore状态机 实现按键的长击与短击-Moore state machine state machine to achieve the key idea of a long strike and the short strike
code_lock_vhdl
- 在ISE环境下用vhdl写的一个密码锁程序。下载到xilinx 公司的 spartan6 的板子上验证过的,也有仿真代码。主要就是几个状态之间的转换,用了一个moore状态机。-In the ISE environment using vhdl to write a lock program. Downloaded to the board spartan6 xilinx' s proven, there are simulation code. Mainly the conversion
77
- 基础实验_12_有限状态机 :Moore型序列检测器-Basic experiment _12_ finite state machine: Moore type sequence detector
user_encoded_machine_v
- The Verilog HDL Templates for State Machines that included in the Design Example web page are: o 4-State Mealy State Machine o 4-State Moore State Machine o Safe State Machine o User-Encoded State Machine-The Verilog HDL Templates for S
safe_state_machine_v
- The Verilog HDL Templates for State Machines that included in the Design Example web page are: o 4-State Mealy State Machine o 4-State Moore State Machine o Safe State Machine o User-Encoded State Machine-The Verilog HDL Templates for S
traffic_control1
- (1) 学习和掌握了解分频电路、通用同步计数器、异步计数器的使用方法; (2) 理解Moore和Mealy两种状态机的一般编程方法,能够按工程控制需求设计相应的逻辑和时序控制程序。 以开发板上的六盏LED小灯模拟,三盏小灯模拟一个方向的红黄绿交通灯灯,用VHDL语言编程实现红绿交通灯控制程序。 -(1) to learn and master the understanding of frequency division circuit, universal synchronous
FPGA-Traffic-Light-Controller
- (1) 学习和掌握了解分频电路、通用同步计数器、异步计数器的使用方法; (2) 理解Moore和Mealy两种状态机的一般编程方法,能够按工程控制需求设计相应的逻辑和时序控制程序。 以开发板上的六盏LED小灯模拟,三盏小灯模拟一个方向的红黄绿交通灯灯,用VHDL语言编程实现红绿交通灯控制程序。 -(1) to learn and master the understanding of frequency division circuit, universal synchronous
soda_machine_mealyamoore
- soda_machine的一个有限状态机,用verilog描述,分别有moore和mealy,还提供了testbench.-soda_machine of a finite state machine, with verilog descr iption, respectively, moore and mealy, also provides a testbench.
kebenchengxu
- VHDL代码,一些课本的小程序。包含3线-8线译码器,4选1选择器,6层电梯,8线-3线编码器,8线-3线优先编码器,8选1,BCD-7段显示译码器真值表,半加器,摩尔状态机,数字频率计,数字时钟,同步计数器,序列检测器的设计,序列信号发生器,一般状态机等等。(The small program of some textbooks. Includes 3 -8 decoder, 4 1 selector, 6 elevator, line 8 Line 8 line -3 encoder, -3
1
- VHDL代码,一些课本的小程序。包含3线-8线译码器,4选1选择器,6层电梯,8线-3线编码器,8线-3线优先编码器,8选1,BCD-7段显示译码器真值表,半加器,摩尔状态机,数字频率计,数字时钟,序列检测器的设计,一般状态机等等。(VHDL code, some textbooks for small programs. Includes 3 -8 decoder, 4 1 selector, 6 elevator, line 8 Line 8 line -3 encoder, -3 prio