搜索资源列表
-
0下载:
利用VerilogHDL语言编写的各种各样的乘法器,比如并列乘法器,省时乘法器等-VerilogHDL language using a variety of multipliers, such as parallel multipliers, multiplier and other time-saving
-
-
0下载:
RobustVerilog generic FIR filter
In order to create the Verilog design use the run.sh scr ipt in the run directory (notice that the run scr ipts calls the robust binary (RobustVerilog parser)).
The filter can be built according to 3 differe
-
-
0下载:
We present elliptic curve cryptography (ECC) coprocessor,
which is dual-field processor with projective
coordinator. We have implemented architecture for scalar
multiplication, which is key operation in elliptic curve
cryptography. Our coproc
-
-
0下载:
parallel pipeline reconfigurable multiplier
-
-
0下载:
一个VHDL编的简单乘法器,基本原理设计如下图所示: 将两个操作数分别以串行和并行模式输入到乘法器的输入端, 用串行输入操作数的每一位依次去乘并行输入的操作数, 每次的结果称之为部分积, 将每次相乘得到的部分积加到累加器里, 形成部分和, 部分和在与下一个部分积相加前要进行移位操作。-A simple multiplier VHDL series, the basic principles of design as follows: two operands, respectively, ser
-
-
0下载:
用verilog代码来实现并行序列乘法器,采用乘法器结构,读者可以自行编译,-Use verilog code to implement a parallel sequence multiplier, using the multiplier structure, readers can compile their own,
-
-
0下载:
流水线高速并行乘法器,流水线设计,并行加法计算-High-speed parallel pipelined multiplier
-
-
0下载:
利用系数奇对称的性,节约一半乘法器资源,实现平行FIR滤波器的功能。-The function of parallel FIR filter is realized by using oddly symmetric coefficients and saving half of the multiplier resources.
-