搜索资源列表
cla_dc
- a demo scr ipt of \"carry lookahead adder\" for synopsys design compiler
ebook_verilog_fine_state_machine
- Designing a synchronous finite state machine (FSM) is a common task for a digital logic engineer. This paper discusses a variety of issues regarding FSM design using Synopsys Design Compiler. Verilog and VHDL coding styles are presented, and
Advanced.ASIC.Chip.Synthesis.Using.Synopsys.Design
- 使用synopsys design compiler和 prime time进行Asic开发的英文pdf-Advanced.ASIC.Chip.Synthesis.Using.Synopsys.Design.Compiler.Physical.Compiler.And.Primetime
ASIC_Design_Flow_Tutorial_with_synopsys
- Tutorial from VCS to IC Compiler for ASIC design using synopsys tool. .
2
- RFID系统的IEEE的文章，安全协议，认证- In this paper, we first propose a cryptographic authentication protocol which meets the privacy protection for tag bearers, and then a digital Codec for RFID tag is designed based on the protocol. The protocol w
designcompiler
- its a descr iption collected to learn synopsys design compiler-its a descr iption collected to learn synopsys design compiler...
ASIC-SYNOPSYS
- 芯片设计综合经典书籍 design compiler primetime-asic synthesys
DClicense_Install_crack_tool
- synopsys 公司Design compiler的安装步骤及license生成工具-Installation of the Design compiler,Synopsys and the neccesary tools for license crack and generate
RTL-to-Gates-Synthesis-using-Synopsys-Design-Comp
- RTL-to-Gates Synthesis using Synopsys Design Compiler.rar
ASGN-1-2a3.tar
- VHDL MODELSIM FUNCTIONAL SIMULATION AND SYNTHSIS USING SYNOPSYS DESIGN COMPILER
iccompiler_d-2010.03_install
- Synopsys IC Compiler document file-Synopsys IC Compiler document file..
ICC_scripts_official_flow
- 数字芯片设计后端 synopsys icc工具的官方流程脚本-scr ipts of official flow for IC compiler digital back-end design
lab2_synopsys_dc
- ECE 128 – Synopsys Tutorial: Using the Design Compiler Objectives: Synthesize a “structural” 1-bit full adder using the Synopsys Design Compiler Synthesize a “behavioral” 1-bit full adder using the Synopsys Design Compiler
GCD-CALCULATOR
- GCD CALCULATOR (ESD book figure 2.11) Weijun Zhang, 04/2001 we can put all the components in one document(gcd2.vhd) or put them in separate files this is the example of RT level modeling (FSM + DataPath) the code is synthesize
dc
- 使用synopsys的DESIGN COMPILER逻辑综合工具，流程通用脚本-the scr ipts of DESIGN COMPILER for synthesis
DC Synopsys Workshop
- Design Compiler 工作台教程文档 操作手册(Design Compiler Workshop Tutorial Document Operation Manual)