搜索资源列表
yuandaima
- 采用Delphi 6.0集成工具开发,语言object pascal,开发环境P4 1.8G+384 DDR +Windows 2000运行并测试成功;-Using Delphi 6.0 integration tool development, language, object pascal, development environment, P4 1.8G+384 DDR+ Windows 2000 running and testing success
lpddr_verilog_model
- 美光 ddr sdram 仿真模型, 不可综合,用在测试平台模仿ddr sdram的功能。verilog语言编写。-Micron MOBILE DDR SDRAM simulation model. not synthesisable, used in tesetbench to emulation the function of ddr sdram. written in verilog
qmesa3.0_root
- 测试DDR 稳定性 测试时间为10小时(test the DDR test hour 10)
9G45DDRtest
- 裸板基于9G45的DDR测试样例,可用户判断DDR的空间大小,读写数据完整性,硬件片选是否正确,多颗DDR芯片硬件组合是否正确,硬件线路是否完整,DDR线路时序是否正常。(DDR bare board test case based on 9G45, the user can determine the DDR size of the space, read and write data integrity, hardware selection is correct, a plurality