搜索资源列表
-
0下载：
该程序是用Verilog语言写的，可以完成（1，5，9）格式的浮点数相加。-The program is written in Verilog, you can complete the (1,5,9) add floating-point format.
-
-
0下载：
自己编写的，浮点数与整数之间的转换的Verilog HDL实现-Written by myself, it is converted into Verilog HDL integer floating point implementation
-
-
2下载：
《基于FPGA的单精度浮点数乘法器设计》详细介绍了按照IEEE754标准在FPGA上实现单精度浮点加减乘除的方法(The design of single precision floating point multiplier based on FPGA introduces in detail the way of realizing single precision floating point addition, subtraction and multiplication and div
-
-
0下载：
Fixed-Floating-Point-Adder-Multiplier with test bench
-
-
2下载：
Verilog语言编写的单精度浮点数乘法器(The Verilog language of single precision floating point multiplie)
-
