搜索资源列表
Sequencedetector
- Sequence detector design ideas are often used to achieve the FSM, the idea is to achieve through the shift register sequence detection
fsm
- 检测输入数据中的“10110”序列，并记录检测到的序列的数目，当序列数目大于3时溢出。 输入信号：iclk //输入时钟 rst_ //复位信号 din //输入串行数据 输出信号：[1:0] catch //检测到的序列的数目 overflow //数目大于3 ，溢出 置高-finite states machine
FsmTutorial_V1
- 用FSM工具进行状态机开发的教程，包你一看就会-State machine with the FSM tool development tutorial, including a look you' ll
SKT600securitysystem
- to Design the FSM for your security code access system using C programming without the use of loop delays
fsm
- 状态模式编写状态机，该状态机用基于面向对象的语言的编写，-State mode to write the state machine, the state machine to write based on object-oriented languages ,
fsm
- finite state machine writing in VHDL using proteus software.
anti_bounce
- AntiBounce circuit with 3-state FSM
fsm
- Finite state machine driver for Linux.
FSM
- 使用频域平滑的方法来实现信号循环谱估计的算法-The smooth frequency domain signal cyclic spectrum estimation algorithm
Verilog-FSM(TSC)
- Finate State machine
FSM111
- Demo about FSM-verilog for starter
DS1302
- 控制DS1302时钟芯片,包括对芯片读写的底层代码，控制代码，加入了指令，使其成为了独立的模块。-control the DS1302 clock chip,including the root code,FSM,and some instructions,which can be independent from other modules.
tiaoshi_18_outVector_FSM
- omnet++模拟环境中的FSM状态机仿真代码-omnet++ simulation environment FSM state machine simulation code
KGFMapSystem2.3
- 解析json,支持fsm状态机,和一个状态机的源码的实现-Parse json
Simple-Finite-State-Machine
- This program can determin very accurately the nature of the user input, it detects whether it is an integer, a float, a number in scientific notation or simply an invalid input. To be capable of doing this the program uses a simple FSM (Fini
digital-clock-test-console
- this code is used for implementation of digital clock using finite state machine. This code try to show how to use FSM for state transition
sale2
- 基于FSM的自动售货机程序.通过FSM（有限状态机）完成投币，出货等任务。-The vending machine program based on FSM
NandBuffer
- verilog编写，含三路正弦信号发生器，三路数据乒乓缓存模块。乒乓缓存读写控制采用三段式状态机实现。-The project contains a 3-channel sine generator and a 3-channel ping-pong buffer which is written in verilog. The write and read control of buffer is implemented in 3-segment FSM.
TaskScheduler
- Arduino 任务管理器库，可以用它完成有限状态机的功能-Arduino taskscheduler lib,do sth like FSM function
ModelSim_linux_crack.tar
- Implementation of a simple fsm