搜索资源列表
ISCASbenchmark
- ISCAS的benchmark 含有原理图，VHDL、VerilogHDL网表，测试数据等。 27-channel interrupt controller-ISCAS the benchmark contains schematic, VHDL, VerilogHDL netlist test data. 27-channel interrupt controller
prawn
- Prawn is a simple eight-bit microprocessor based on the sample processor described in Chapter 9 of "VHDL : Analysis and Modeling of Digital Systems"by Z. Navabi, McGraw-Hill,Inc. 1993. We have added some features such as interrupt, stack and some con
uc_interface
- This file provides an 8051 external data memory bus interface for CoolRunner CPLDs. This file contains the state machine to interface on the 8051 bus as well as the address registers, the address decode logic, and example control registers,
shuzimiaobiaoVHDL
- 数字秒表的VHDL语言实现，由于系统定时器8253每秒中断18.2次,利用INT 1AH/00H取得中断次数(DX),得到54.945ms的定时单位。 -Digital stopwatch the VHDL language, because the system timer interrupt 18.2 times per second, 8253, made use of INT 1AH/00H interrupt number (DX), by 54.945ms timing uni
PIC
- 8259a Programmable Interrupt Controller (PIC) vhdl code