搜索资源列表
-
0下载：
vhdl语言编写的复数乘法运算器原代码，采用定点运算，并将复数乘法转为实数运算。-VHDL language in the plural multiplication with the original code using fixed-point computation. will the plural multiplication to real operations.
-
-
0下载：
it is a plural multiplication,use VHDL language compile.-it is a plural multiplication. use VHDL language compile.
-
-
0下载：
it is a 8 bit multiplication vhdl program.sorry ,my english is poor ,but my programmor is used.-it is a bit multiplication 8 vhdl program.s orry, my english is poor. but my programmor is used.
-
-
0下载：
计算机组成原理课程设计，用VHDL语言实现的加减乘运算以及移位操作。,Principles of curriculum design computer components, using VHDL language, as well as the addition and subtraction multiplication shift operation.
-
-
0下载：
计算器，可实现加减乘除运算并包含数码显示与输入部分。-Calculators, multiplication and division addition and subtraction operations can be realized and includes digital display and input section.
-
-
1下载：
用ASM原理做二進位8-BIT乘法的乘法器，內附範例的輸入檔。-ASM to do with the principle of binary multiplication of 8-BIT multiplier, the input file containing a sample.
-
-
0下载：
cup 的设计源代码，含有一步乘除法的功能，在fpja上已经测试过。
望对大家有所帮助-cup design source code, which contains step multiplication and division functions in fpja have been tested. We hope to be helpful
-
-
0下载：
流水alu，实现了加减乘和逻辑运算的功能-pipe alu, successfully implement add, minus, multiplication,and logic operation
-
-
2下载：
RS(204,188)译码器说明
原文件：
rs_decoder.v（顶层文件）, SyndromeCalc.v（计算伴随式）, BM_KES.v（BM求解关键方程）,
Forney.v（Forney算法求误差样值）, CheinSearch.v（搜索错误位置）,ff_mul.v（有限域乘法）。
ROM及初始化文件：
rom_inv.v（求逆运算）, rom_power.v（求幂运算）；
rom_inv.mif（ROM初始化文件）, rom_po
-
-
0下载：
是一个fir滤波器 其中使用了MAC单元去实现累加和乘法运算。-A fir filter which uses the MAC unit to achieve accumulation and multiplication.
-
-
0下载：
简易计算器 2位数字的加减乘除 用VHDL编程 在实验箱上实现-Simple Calculator 2-digit addition and subtraction, multiplication and division using VHDL programming to achieve in the experimental box
-
-
0下载：
采用VHDL硬件描述语言实现两个数据的加乘，例化-Using VHDL hardware descr iption language to achieve two data addition and multiplication, cases of
-
-
0下载：
8位二进制数乘法器VHDL实现8位二进制数乘法器设计，乘法通过逐项移位相加原理来实现，从被乘数的最低位开始，若为1，则乘数左移后与上一次的和相加；若为0，左移后以全0相加，直至被乘数的最高位。 -8-bit binary multiplier VHDL 8-bit binary multiplier design, multiplication by itemized shift sum principle, starting from the least significant bit of
-
-
0下载：
vhdl code for complex input multiplication
-
-
0下载：
VHDL Code for 8 bit Floating Point Multiplication
-
-
0下载：
Arithmetic and logic unit for floating point single precision addition/substruction, multiplication, division and square root.
-
-
0下载：
VHDL实现复数乘法，很好的例程，有助于初学者理解-VHDL to achieve complex multiplication, a good routine, help beginners understand
-
-
0下载：
基于vhdl语言编写的简易计算器程序，其中主要功能有加减乘和清除，确定等，可实习现连续运算。输出使用七段数码管输出，输入采用拨码开关的方式输入。若计算结果超过99999，蜂鸣器自动报警。-Vhdl language based on simple calculator program, where the main function, subtraction, multiplication and clear, determined, can now practice continuous op
-
-
0下载：
基于VHDL的CPU的设计，本科课程设计，实现了一个指令集，能计算加减乘。-CPU design VHDL-based undergraduate curriculum design and implementation of a set of instructions, subtraction, multiplication, can be calculated.
-
