搜索资源列表
verilog for uart
- 通用异步接收器/发送器(UART)是能够编程以控制计算机到附加串行设备的接口的微芯片。详细来说,它提供给计算机RS-...还有高级的UART提供了一定数量的数据缓冲,这样计算机和串行设备数据流就可以保持同样的速度。-universal asynchronous receiver / transmitter (UART) can be programmed to control computer attached to the serial device interface microchips.
uart16550.tar
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with modem or other external devices, like another computer using a serial cable and RS232 protocol. This core is
Uart_tx
- Uart transmitter is used in computer architecture to serialized data transmission
uart_rx
- Tcode is in VERILOG HDL (Hardware descr iption language) code is of UART (universal asynchronous receiver&transmitter) receiver . its objective is to accept serial data from port of computer and allow it to come in a FPGA-Tcode is in VERILOG HDL
uart_tx
- this is a source code for UART transmitter
MaxiCOM
- Unfortunately Microsoft has never paid much attention to the serial port. In the Windows API it is just regarded as a file, and in the first version (1.1) of the .NET framework (managed code) there was no support for serial communication. Fortunately
uart.v.tar
- uart Universal asyncronous receiver and transmitter verilog code
Verilog-Code
- Verilog source code by James Patchell: - Delta Sigma Modulator for doing Digital->Analog Conversion - Aquad-bquad phase detector - Uart Reciever - Uart Transmitter - One shot
UART.ZIP
- Lattice用VHDL开发的UART（UARTUniversalAsynchronousReceiverTransmitter）控制器SourceCode -UART Universal Asynchronous Receiver Transmitter SourceCode
FS4LPWPIXGFMOS1
- uart transmitter using verilog.checked in vivado 16.2 version