搜索资源列表
E1-FramerDeframer
- E1 Framer/Deframer,E1 framer Deframer core implements CCITT (ITU) recommedations G.704,G.706 and G.732 for 30 channel multiplexed E1 stream at 2.048Mbps rate. Note:This project is part of the OpenStacks initiative at the Telecom Software Laborator
counter24
- 24进制计数,可以执行异步复位。该文件包含整个项目-24 hexadecimal counting, can perform asynchronous reset. This document contains the entire project
SONET_Framer
- The framer project assignment consists in developing a receiver for detecting SONET Frames patterns. Its basic functions are to receive a stream of serial data and based on SONET frames protocol build the sonet frames that carry the information da
EP1C3_12_7_SPCTR
- 基于FPGA的信号采集及频谱分析,用VHDL编写,压缩包里是Quartus下的工程。AD采样用状态机实现,并存入LPM_RAM。设计了一个UART模块(也是状态机实现的),可将数据发到PC机上。-FPGA-based signal acquisition and spectral analysis, prepared with VHDL, Quartus compression bag is the next project. AD sampling state machine used to
myDesign
- the zip file contains 5 design units from my final year project.
DS18B20
- 8位单片机与DS18B20并行双向通信。 Quartus II 8.1项目工程文件. 主源程序文件为DS18B20.v,里面有详细注解。 例子: DS18B20 数据地址 0xf000(ROM=0) DS18B20 ROM指令地址 0xf001(ROM=1) 外部电源供电且只有一DS18B20的读取法: 发送CC到0xf001, 等待busy=0说明器件已准备好, 读0xf001的Bit1=1说明存在器件,Bit0=1为控制忙(可以省略此步) 发送44
BISTProject
- BIST test doing project, in verilog.
FPGA_SOPC_PWM
- 将此文件解压缩,会得到一个"ip"目录,将此目录放入你的项目中,就可以在sopc中import到一个叫pwm的组建了。解压缩还会得到一个C语言文件,它是与硬件配合的Nios2_C代码 -Extract this file will get an " ip" directory into this directory in your project, you can import into the sopc in the formation of a called pwm.
PWM_GEN
- 这是Altera PWM生成的一个实例。包含project文件,源代码,仿真文件。经过验证,实际可用。-This is an example of Altera PWM generated. Contains the project files, source code, simulation files. After verification, the actual available.
viterbi213
- 编码方式为213的Viterbi卷积码编码器和译码器的FPGA的实现,包含整个QuartusII的工程文件,解码方式为寄存器交换法-Encoding for the 213 convolutional code encoder and Viterbi decoder FPGA realization of the project file that contains the entire QuartusII, decoding method for the register exchange
yimaqi_beh
- 8位计数器作业中的behavioral描写,没有带testbench,已经通过-1. Construct VHDL models for 74-139 dual 2-to-4-line decoders using three descr iption types, i.e., behavioral, dataflow and structural descr iptions. Synthesize and simulate these models respectively in the en
time-project
- 用VHDL语言实现数字时钟显示、控制、复位、加减、按键消抖-Using VHDL digital clock display, control, reset, subtraction, key debounce etc.
shift_reg_G
- 一个用定义行为的方法进行编程的移位寄存器的VHDL工程-The method used to define the behavior of a programming shift register VHDL project
project-2
- 4位偶数校验器,VHDL文件,检验偶数,内含有测试程序-4- bit even checker
project
- 睿行fpga开发板配套例程,verilog版本-ruixing fpga vhdl example
LCD-keyboar-rx-tx_gilang
- vhdl project keyboard asc-vhdl project keyboard ascii
7Seg. Display
- 7 Segments Display - VHDL Project
Cont 9 Display
- Counter up to 9 Display - VHDL Project
Cont 999
- 999 Counter - VHDL Project
TesteROM
- ROM Test - VHDL Project