搜索资源列表
clock2001
- 时钟模块之一:二进制转BCD码verilog源代码FPGA advantage编程环境-clock module : BCD switch binary source code Verilog FPGA advantage programming environment
bcd
- 实现bcd码与二进制码之间的相互转换功能,小于9时不变,高于九时加6功能
二进制到BCD码转换
- 实现BCD码到十进码的转换更多的是那呢感刚的个地方个撒啊 -achieve BCD to 10 yards into the conversion is more then just the flu? Local-spreading ah