搜索资源列表
dff-n-d-latch
- Dlatch and D Flipflp code with testbench in Verilog
integrator-n-interpolator
- Integrator and interpolator codes in verilog
jeas_reversable-vedic-multiplier
- reversible logic is mainly used to achieve low power. peres gate HUG gate is used to design a vedic multiplier. reversible gate we can give n numbers of input and we can get n number of output