搜索资源列表
butterworth
- IIR filter verilog file
VerilogHDL
- 本文主要分析了FIR数字滤波器的基本结构和硬件构成特点,简要介绍了FIR滤波器实现的方式优缺点 结合Altera公司的Stratix系列产品的特点,以一个基于MAC的8阶FIR数字滤波器的设计为例,给出了使用Verilog硬件描述语言进行数字逻辑设计的过程和方法,并且在QuartusⅡ的集成开发环境下编写HDL代码,进行综合 利用QuartusⅡ内部的仿真器对设计做脉冲响应仿真和验证。-This paper analyzes the FIR digital filter structure an
Fir-40ntap-4order
- Fir filter with 40tap, 4 order
coe
- 自动计算fir滤波器系数的工具，不妨一试-Automatic calculation of filter coefficients fir tools, try
fir_16
- vhdl代码 实现16阶fir滤波器，可以仿真通过-vhdl code fir filter stage 16 can be adopted simulation
FIR
- 基于FPGA的FIR滤波器实现，含全部不源代码-FPGA-based FIR filter, including all non-source code
IIR
- 毕业设计：基于FPGA的IIR滤波器设计-The design for IIR digital filter based on FPGA
Appendix11
- Median Filter In Verilog
17jie_fir
- 采用VHDL语言实现17阶的数字低通滤波器的设计-VHDL language used to achieve 17 the number of bands of low-pass filter design
filter
- FIR数字滤波器的实现，采用Kaiser窗实现高精度的地痛滤波器。-The realization of FIR digital filter using Kaiser window filter to achieve high accuracy in pain.
Filter
- FIR滤波器~在ISE下运行成功~格形滤波器-FIR
IIr
- 十阶巴特沃斯低通滤波器设计（应用时域交叉原理编写的VHDL代码）-10-order Butterworth low pass filter design (application of principles of time-domain cross-written VHDL code)
fir
- 是一个fir滤波器 其中使用了MAC单元去实现累加和乘法运算。-A fir filter which uses the MAC unit to achieve accumulation and multiplication.
MATLAB
- 基于 MATLAB 的语音信号分析与处理的课程设计.录制一段自己的语音信号，并对录制的信号进行采样；画出采样后语音信号的时域波形和频谱图；给定滤波器的性能指标，采用窗函数法或双线性变换设计滤波器，并画出滤波器的频率响应；然后用自己设计的滤波器对采集的语音信号进行滤波，画出滤波后信号的时域波形和频谱，并对滤波前后的信号进行对比，分析信号的变化；回放语音信号-MATLAB-based voice signal analysis and processing of the curriculum. Re
filter
- 各种模块实现10阶FIR滤波器,用matlab中的fdatool计算出设计的滤波器的系数，再利用VHDL编写各模块程序，实现滤波器-Various modules to achieve the10order filter based on FIR, using MATLAB FDATool calculates the design of the filter coefficients, then use VHDL to prepare procedures for each module, t
vhdl-lms
- The program using the MATLAB simulation and VHDL implementation of LMS adaptive filter, filter the 50Hz sinusoidal frequency noise
filter
- 此程序是一个用VHDL语言编写的fir滤波器。经过了仿真验证，很好用。-This procedure is a VHDL language fir filter. After the simulation, very good use.
IIR_TDF_II_Top
- a iir filter descr iption by vhdl code in ise for spartan 6
VHDL-FIR-filters
- ynthesizable FIR filters in VHDL with a focus on optimal mapping to Xilinx DSP slices. This repository contains a transposed direct form, systolic form for single-rate FIR filters and a custom parallel polyphase FIR decimating filter. The VHDL has be
E4_6_FirIpCore
- 用vhdl语言在xilinx上用ip核实现的fir滤波器的设计(Design of FIR filter implemented with IP kernel on Xilinx in VHDL language)