搜索资源列表
uart_rx
- Tcode is in VERILOG HDL (Hardware descr iption language) code is of UART (universal asynchronous receiver&transmitter) receiver . its objective is to accept serial data from port of computer and allow it to come in a FPGA-Tcode is in VERILOG HDL
uart_tx
- this is a source code for UART transmitter
uart.v.tar
- uart Universal asyncronous receiver and transmitter verilog code
Verilog-Code
- Verilog source code by James Patchell: - Delta Sigma Modulator for doing Digital->Analog Conversion - Aquad-bquad phase detector - Uart Reciever - Uart Transmitter - One shot
UART.ZIP
- Lattice用VHDL开发的UART（UARTUniversalAsynchronousReceiverTransmitter）控制器SourceCode -UART Universal Asynchronous Receiver Transmitter SourceCode
FS4LPWPIXGFMOS1
- uart transmitter using verilog.checked in vivado 16.2 version