搜索资源列表
-
0下载：
VERILOG Code for IEEE Paper Low-Error and Hardware-Efficient Fixed-Width Multiplier
by Using the Dual-Group Minor Input Correction Vector
to Lower Input Correction Vector Compensation Error
Run by ModelSim 6.2 software
Here paper output and m
-
-
2下载：
一个资源很省的乘法器,代码为Verilog代码,8位除法器，除法结果在8个时钟后输出.代码也可自行扩展到更大位宽.-A resource is the province of the multiplier, code for Verilog code, 8-bit divider, division results in eight clock output. Code can also extend themselves to greater width.
-
-
0下载：
this code is used for designing multiplier by using verilog code
-
