搜索资源列表
miaobiao 用verilog VHDL描写的秒表程序
- 用verilog VHDL描写的秒表程序，可以显示百分秒，秒和分。-Verilog VHDL with the descr iption of a stopwatch program, can display the arc, seconds and points.
CLOCK
- 文通过ALTERA公司的quartus II软件，用Verilog HDL语言完成多功能数字钟的设计。主要完成的功能为：计时功能，24小时制计时显示；通过七段数码管动态显示时间；校时设置功能，可分别设置时、分、秒；跑表的启动、停止 、保持显示和清除。-Through the ALTERA company quartus II software, using Verilog HDL language to complete the design of multi-function digital
VHDL
- 计算器，可实现加减乘除运算并包含数码显示与输入部分。-Calculators, multiplication and division addition and subtraction operations can be realized and includes digital display and input section.
shizhong
- 用vhdl语言描述时钟的功能，并通过七段译码显示输出。-VHDL language used to describe the function of the clock and through the Seven-Segment display decoder output.
Trafficlight
- 系统设置一个两位BCD码倒计时计数器（计数脉冲1HZ），用于记录各状态持续时间； 因为各状态持续时间不一致，所以上述计数器应置入不同的预置数； 倒计时计数值输出至二个数码管显示； 程序共设置4个进程： ① 进程P1、P2和P3构成两个带有预置数功能的十进制计数器，其中P1和P3分别为个位和十位计数器，P2产生个位向十位的进位信号； ② P4是状态寄存器，控制状态的转换，并输出6盏交通灯的控制信号。-System to set up a two BCD code c
nw
- 设计一个液晶显示驱动电路，要求能够显示两行不少于14个字的汉字字符，且具有清屏、左移、上移功能。-The design of a liquid crystal display driver circuit, the requirements are able to show that not less than two lines of 14 characters of Chinese characters, and has a screen-ching, left, on the shift
LED
- led display programme
sheji2
- 一个秒表的硬件设计，学习数字电路中基本RS触发器、单稳态触发器、时钟发生器及计数、译码显示等单元电路的综合应用。-The hardware design of a stopwatch, learn basic digital circuit in the RS flip-flops, monostable multivibrator, the clock generator and counting, decoding display unit integrated circuit applic
44
- 加法器测试平台，具有键盘输入，屏幕显示功能-Adder test platform with a keyboard input, screen display
project3
- 用VHDL语言实现一个10秒倒计时电路，要求使用8*8点阵显示计时结果-VHDL language used to achieve a 10 seconds countdown circuits require the use of 8* 8 dot matrix display timing results
source_code
- 基于FPGA的vga实现，用于显示一行文字"伟杰电子FPGA开发系统 "-FPGA-based realization of the vga, used to display a line of text " Weijie e-FPGA Development System"
yimaqi
- 7段译码器 将0，1，2，3，4，5，6，7，8，9翻译成数码管显示-7 decoder will be translated into digital 0,1,2,3,4,5,6,7,8,9 display
7-LED
- 如题目所示，将二进制码转换为7位LED显示-Such as the title indicates, will be converted into binary code 7 LED display
VGA_chardisplay
- files describe a example display character to vga
digitaloscilloscope
- This digital oscilloscope takes a MCU and FPGA as the core. We made emphases on the choice of the sampling methods and the implement of equivalent sampling as a result, our design not only has the real-time sampling mode but also can reach the highes
7Seg. Display
- 7 Segments Display - VHDL Project
Cont 9 Display
- Counter up to 9 Display - VHDL Project
lab1
- 用来驱动数码管显示，decoder, instantiation(display decoder instantiation)
VHDL (2)
- 数码管显示很好用的VHDL语言很实用下载试试(Digital tube display)
八位数码管的动态显示VHDL程序
- 7段数码管动态显示程序，高频动态显示多位数(7 segment digital tube dynamic display program)