Consecutive AES core Descr iption of project.. Features - AES encoder - 128/192/256 bit - AES decoder - 128/192/256 bit Status - Key Expansion added - Encoder added - Decoder added - Documentation added

rc5 key expansion algorithm implementation in vhdl, using state machine too. use ieee papers for more detailed descr iption