该文件包括CRC校正的VHDL实现，可计算出校验值，并插入起始和结束帧，在接收端判断错误-The document includes CRC correction of VHDL, calculate checksum and insert the start and end frames at the receiving end of an error of judgment