本程序是用verilog实现带符号的二进制除法器。本代码可用。-to realize the divider

实现对时钟信号的二分频和十分频，二者作为系统的两个输出(Realization of two frequency division and ten frequency division of clock signal,and the two are used as the two output of the system.)