这是一用VHDL语言描述的8线-3线译码器,希望对大家有用-This is a descr iption using VHDL, 8-line-3 line decoder, we want to be useful

这是一用VHDL语言描述的3线-8线译码器,希望对大家有用-This is a descr iption using VHDL, 3-wire-8 line decoder, we want to be useful

基于sova算法的Turbo码解码VHDL工程文件，非常经典，包含Python高层仿真代码。-Turbo Decoder Release 0.3 MAIN FEATURES - * Double binary, DVB-RCS code * Soft Output Viterbi Algorithm * MyHDL cycle/bit accurate model * Synthesizabl