搜索资源列表
dpll
- 本工程为锁相环,采用全数字系统设计,输出频率在10M~100M之间!可改进。-This project is phase-locked loop, all-digital system design, the output frequency between the 10M ~ 100M! Can be improved.
FdplllzipP
- FPGA实现全数字锁相环,运用硬件描述评议议verilog HDL,顶层文件DPLL.V -FPGA implementation of DPLL, the use of hardware descr iption council meeting Verilog HDL top-level file DPLL is. V
PLL
- 基于TMS320F28335的全数字锁相环的设计-The design of the digital PLL based on TMS320F28335
verilog
- 全数字锁相环的verilog源代码,用于FPGA开发全数字锁相环-DPLL verilog source code for FPGA development DPLL
DLF
- 可增可减的计数器,可以用于全数字锁相环中的环路低通滤波器-Either upwards or downwards counter low-pass filter can be used for all-digital phase-locked loop in the loop
dpll
- 用verilog编写的全数字锁相环,包括鉴相器,模K计数器,加减脉冲模块和分频模块,都经过验证-verilog based digital phase lock loop design, including phase detector,mode K counter, increment/decrement counter and frequency divider
pll_zsy.v
- 全数字锁相环程序 此程序基于VHDL编写 可以完成相关功能-All digital phase-locked loop based on VHDL write program this program can complete the relevant function
ADPLL
- verilog语言编写的fpga的全数字锁相环ADPLL程序-Verilog language FPGA all digital phase-locked loop ADPLL program
UART_DPLL
- 通过串口uart rs232控制的全数字锁相环,dpll, 可锁时钟相位-UART CTORLER DPLL MODULE CLK
YD
- 运用qurtus9.0进行全数字锁相环的制作,内含有各个模块及程序注释。-Of all digital phase-locked loop with qurtus9.0 production, contains various modules and application notes
dpll
- 数字锁相环 dpll的 编译通过,使用verilog HDL语言对锁相环进行基于FPGA的全数字系统设计,以及对其性能进行分析和计算机仿真的具体方法-Digital phase-locked loop dpll compiler through the use of verilog HDL language on the phase-locked loop FPGA-based digital system design, as well as its performance analysis