搜索资源列表
CIC_DEC
- CIC抽取滤波器设计,CIC滤波器采用5阶8倍抽取。-CIC decimation filter design, CIC filter order of 8 times 5 samples.
c19_CICfilter
- 精通verilog HDL语言编程源码之5--CIC积分梳状滤波器设计-Proficient in verilog HDL source language programming of 5- CIC Integrator Comb Filter Design
CIC6_fir_comp_mlab
- CIC补偿滤波器设计,CIC滤波器采用5阶6倍抽取设计。-CIC compensation filter design, CIC filter 5 samples 6 times the design stage.
CIC8_fir_comp_mlab
- CIC抽取补偿滤波器设计,CIC滤波器采用5阶8倍抽取。-CIC compensation filter design samples, CIC filter order of 8 times 5 samples.
CIC4_fir_comp_mlab
- CIC抽取补偿滤波器设计,CIC滤波器采用5阶4倍抽取。-CIC compensation filter design samples, CIC filter order 4 times using 5 samples.
CIC_DEC_3
- CIC抽取滤波器设计,CIC滤波器采用5阶3倍抽取。-CIC decimation filter design, CIC filter order 3 times 5 samples.
CIC_DEC_4
- CIC抽取滤波器设计,CIC滤波器采用5阶4倍抽取。-CIC decimation filter design, CIC filter order 4 times using 5 samples.
CIC_DEC_6
- CIC抽取滤波器设计,CIC滤波器采用5阶6倍抽取。-CIC decimation filter design, CIC filter stage 6 times 5 samples.
cic
- 在MATLAB2007A/SIMULINK环境下用DSP BUILDER8.0实现了五级CIC,解决了溢出问题。生成了可用的VHDL文件。- DSP BUILDER8.0 A 5 stages CIC filer is realized in MATLAB2007A/SIMULINK by using DSP Builder 8.0.The overflow problem is resulved.Useful VHDL files are generated at last.
cic5
- 5级级联CIC滤波器的VHDL程序。CIC是最简单最易实现的低通滤波器,通常CIC滤波器如果采用单级,带外衰减不够,因此需要级联使用,5级级联的CIC带外衰减能够满足大多数的设计要求。而带内的衰减可以采用补偿滤波器抵消掉绝大部分。-the code of 5-CIC
cic_filter
- 5阶cic滤波器 使用vdhl编写 下载后将tb代码烤出 新建,然后综合仿真!-5 cic filter using vdhl written order to download the code will tb baked New, and then integrated simulation!
FPGA_CIC
- 用Count计数法实现5级CIC滤波器,能够提前或者延迟一个周期采样。能综合-Implementation level 5 CIC filter with Count counting method, one can advance or delay the sampling period.