搜索资源列表
Quartus7.2
- 通过VHDL实现4位全加器,8位全加器,和8位通用寄存器的设计-4-bit full adder 8-bit full adder 8-bit register using vhdl
multiplier_8_bit
- This is 8bit multiplier VHDL code. It s consist of full adder, ripple carry adder(4bit, 8bit) multiplier 8bit, and test bench file. This is a unsigned type.-This is 8bit multiplier VHDL code. It s consist of full adder, ripple carry adder(4bit, 8bit)