CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 源码下载 嵌入式/单片机编程 搜索资源 - HDB3 to NRZ

搜索资源列表

  1. HDB3

    0下载:
  2. 用VerilogHDL实现了从NRZ码到HDB3码的编码过程-NRZ code to HDB3 code using VerilogHDL
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-31
    • 文件大小:1.16kb
    • 提供者:谈钒
  1. HDB3_decoder

    0下载:
  2. 用VerilogHDL实现了HDB3码到NRZ码的解码过程-decode HDB3 code to NRZ code using VerilogHDL
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-04
    • 文件大小:1.34kb
    • 提供者:谈钒
  1. HDB3_coder

    0下载:
  2. 实现了将64K低速NRZ码复接成2.048M高速HDB3码及其解复接过程,同时还用同步状态机剔除假同步和假失步的状态 -Achieved the 64K low-speed NRZ code 2.048M into high-speed multiplexing and demultiplexing HDB3 code then the process also removed using false synchronous state machine synchronization and f
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-05-13
    • 文件大小:3mb
    • 提供者:陈涛
  1. hdbn_latest.tar

    0下载:
  2. This “core” is actually two cores – an HDB3/HDB2/B3ZS Encoder that converts NRZ data into P and N pulses according to ITU-T G.703, and a HDB3/HDB2/B3ZS Decoder that converts P and N pulses into NRZ data according to ITU-T G.703.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-27
    • 文件大小:195.37kb
    • 提供者:chaitanya
  1. ys

    0下载:
  2. 两路单极性HDB3+和HDB3-信号,经映射模块后完成单极性到双极性信号的数字转化,该模块由设计文件ys.v完成。由于映射后得到的是双极性归零码,通过该模块得到双极性非归零码。该模块由设计文件delay.v完成-Two unipolar HDB3-signals HDB3+, and by the mapping module to complete unipolar to bipolar signal digital conversion, the module completed by th
  3. 所属分类:SCM

    • 发布日期:2017-03-27
    • 文件大小:675byte
    • 提供者:筱筱
  1. hdbn_latest.tar

    0下载:
  2. This “core” is actually two cores – an HDB3/HDB2/B3ZS Encoder that converts NRZ data into P and N pulses according to ITU-T G.703, and a HDB3/HDB2/B3ZS Decoder that converts P and N pulses into NRZ data according to ITU-T G.703.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-07
    • 文件大小:193.95kb
    • 提供者:Viktor
  1. hdbn

    0下载:
  2. This “core” is actually two cores – an HDB3/HDB2/B3ZS Encoder that converts NRZ data into P and N pulses according to ITU-T G.703, and a HDB3/HDB2/B3ZS Decoder that converts P and N pulses into NRZ data according to ITU-T G.703. Note: HDB2 and
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-27
    • 文件大小:8.63kb
    • 提供者:fronders
搜珍网 www.dssz.com