搜索资源列表
4to1MUX
- Verilog code for 4 t0 1 multiplexer
multiplexersemultiplexer
- this project is based on 2*1 and 4*1 multiplexer and 1*2 and 1*4 demultiplexer using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be us
mux41we
- 4:1 multiplexer using with select.. Test Bench included-4:1 multiplexer using with select.. Test Bench included..
mux
- the multiplexer program are designed 2:1 and 4:1 in verilog model
Priority_Encoder
- Unlike a multiplexer that selects one individual data input line and then sends that data to a single output line or switch, an Encoder takes all the data inputs one at a time and converts them to a single encoded output. Then, it is a multi-input da
Encoder_Using_Assign_Statement
- Encoder Using Assign Statements: Unlike a multiplexer that selects one individual data input line and then sends that data to a single output line or switch, an Encoder takes all the data inputs one at a time and converts them to a single encoded o
vhdlprograms.tar
- multiplexer 4 to 1... for 4 inputs. decoder.... counter alu mod16
multiplexer_and_demultiplexer
- VHDL code for multiplexer and demultiplexer 4/1
MIPS-Parts
- // * Data Memory and IO: This is the data memory, and some IO hardware // * 8x16 register file: eight 16-bit registers // * 16-bit ALU // * 2:1 16-bit multiplexer // * Sign extender from 7 to 16 bits // * 4:1 16-bit multiplexer-// * Data Me
testbenchHw9-Parts-CombCirc
- // Testbench for the following parts found in // MIPS-Parts.V // * 2:1 multiplexer // * 4:1 multiplexer // * Sign extender // * ALU
mux_4d
- 利用元件例化设计的4位4选一数据选择器。（包含了一位四选一数据选择器的设计）-Use components instantiated design four 4 choose a data selector. (including a four choose a multiplexer design)
mux4to1-1
- vhdl co of the multiplexer 4 to 1
mux4to1-2
- --- vhdl code of multiplexer 4 to 1 ---- vhdl code of multiplexer 4 to 1 ---
punto4.4.tar
- Testing multiplexer on verilog another way
The-VHDL-various-basic-code
- VHDL的各种基本代码 包括4选1,8选1多路选择器，8位全加器，加1减1计数器，序列检测器，异步清零16位加减可控计数器，数码管扫描程序，双2选1，状态机等基本程序！-VHDL basic code including 4 election 1,8 to 1 multiplexer selector, 8-bit full adder, plus 1 minus 1 counter sequence detector, asynchronous clear 16 plus or minus
CNT4
- ise组合逻辑电路中的4选1多路选择器+仿真文件-ise combinational logic circuit 4 to 1 multiplexer+ simulation file
11
- 基础实验_01_多路复用器 ：4通道8位带三态输出-Experimental basis _01_ multiplexer: 4-channel 8 with a three-state output
FPGA1
- 基于FPGA的多路复用器，4通道8位带三态类型-multiplexer, 4 channel 8 bits with three states type
mux4_1
- Verilog Code for 4*1 multiplexer with testbench file-Verilog Code for 4*1 multiplexer with testbench file...
Multiplexeur-4
- 4-bit multiplexer code VHDL