搜索资源列表
sf
- mega128的多电机控制程序， 最多7个电机
SF_PROG430
- MSP430系列单片机的JTAG下载接口软件。-MSP430 series MCU JTAG interface software to download.
jianpansaomiao
- 键盘扫描主要用于各种的扫描,是一个良好的程序-the yuan cheng xu jian pan da sfd sf s fdgd ffbc bb fbcv b fbcv f f
20100413160457488989
- eda 开发系统相关软硬件介绍KX_7C5E+型EDA开发系统配置及实验简介-sf
sf
- 通过单片机控制和时钟芯片，实现秒，分，时的时钟设计-Through the MCU and clock chip, to achieve seconds, minutes, hours, clock design
VGA_char_ROM_success
- Verilog HDL语言编写的基于M4K块配置ROM的字符数据存储VGA显示实验代码，引脚分配适用于21EDA的EP2C8Q208开发板, 详细解说请参见特权同学《深入浅出玩转FPGA》视频教程中的《Lesson30：SF-EP1C开发板实验9——基于M4K块配置ROM的字符数据存储VGA显示实验》-experimental code written in Verilog HDL language，ROM configuration based on M4K block for the cha
sf(0SF[1].451.035)_V1.01
- 6系列数字式线路保护装置说明书(0SF[1].451.035)_V1.01-6 Series Digital Line Protection Device Manual (0SF [1] .451.035) _V1.01
tabla_q.vhd
- Describe the VHDl coding for ebciod[sf,asdfd
lpm
- 实现ADC0809控制，方便高效的实现数据的传输，对于数字滤波器-sf dfs
SF-application
- KEIL c51 对 w25x32 flash 操作源代码-source code for w25x32 flash
Smpl_DrvACMP
- 关于芯唐M0核 ADC源码 ADC 带进位的加法指令 ADC Reg/Mem, Reg/Mem/Imm 功能，将目的操作数和源操作数相加再加低位进位，结果送入目的的地址 dst+src+cf->dst， 受影响的标志位：AF、CF、OF、PF、SF和ZF，该指令的功能是把源操作数和进位标志位CF的值(0/1)一起加到目的操作数中。-About Nuvoton M0 nuclear ADC source Add instruction ADC into the ADC of Reg/
FULL-FPGA-SCH
- 包括Cyclone II EP2C20 原理图.CycloneII开发板原理图fpga.EP1C3T144 FPGA develop board manual.EP1C6Q240C6开发板原理图.EP2C8开发板原理图.EPM1270F256C5 MAX_II_board_schematics.SF-EP1V2+FPGA开发板原理图.XC3S400红色飓风开发板原理图.红色飓风II代开发板原理图2.-Including the Cyclone II EP2C20 schematic . Cycl
sf
- 另一个无线收发单片机程序，基于51，keilC-Another wireless transceiver microcontroller program, based on 51 keilC
sf
- 数码管温度显示，主要是18b20的用法，刚学18b20可以用得上-Digital pipe temperature display, the 18b20 usage, just learning 18b20 may be the lingua franca
SF-CY3-FPGA
- SF-CY3 FPGA套件开发指南Ver3.00,要学习的同学值得看一看-SF-CY3 FPGA Suite Developer' s Guide Ver3.00, students to learn is worth a look
wenshidu
- 温湿度传感器DH11+程序（以SF板为例）[包含单字节二进制转换BCD码程序]-Temperature and humidity sensor DH11+ program (using the SF board, for example) [containing single-byte BCD code binary conversion process]
SF-CY3-FPGA
- FPGA开发套件，DDS原理性学习，根本性学习-FPGA Development Kit, DDS learning principles and fundamental learning
sf
- ATMEGA128 USART printf
vga256
- 基于SF-EP1C开发板的256色VGA显示实验，VGA显示是FPGA中重要的一部分，此代码进行了初步研究。-SF-EP1C development board based on a 256-color VGA display experiment, VGA display is an important part of the FPGA, this code has been studied.
sadas
- 2D FDTD – UPML code with TF / SF formulation Notes :: E at half integer time intervals -2D FDTD – UPML code with TF/SF formulation Notes :: E at half integer time intervals and H at integer time integer time integer time integer time