搜索资源列表
AssignmentP3
- Assignment 3 Construct VHDL models for 74-139 dual 2-to-4-line decoders using three descr iption styles, i.e., behavioral, dataflow and structural descr iptions. (1) Synthesize and (2) simulate these models respectively in the environment of Xilinx
LED-Test-System
- 本系统提供统一的测试软件平台，可根据需要快捷的增减测试项目，修改测试规格，更换测试设备。测试数据自动保存在指定的位置，测试数据的格式可根据客户需求定义，默认为csv文本格式。-UUT is tested under test program, test data is saved as txt format.
assigment3
- Construct VHDL models for 74-139 dual 2-to-4-line decoders using three descr iption styles, i.e., behavioral, dataflow and structural descr iptions. Synthesize and simulate these models respectively in the environment of Xilinx ISE with the Mod
COMB
- We use port map statement to achieve the structural model (components instantiations). The following example shows how to write the program to incorporate multiple components in the design of a more complex circuit. In order to simulate the design, a
PWM直流脉宽调速系统建模与仿真
- 本文在介绍双闭环PWM直流调速系统原理基础上，根据系统的动、静态性能指标采用工程设计方法设计调节器参数，并运用Matlab的Simulink面向系统电气原理结构图的仿真方法，实现了转速电流双闭环PWM直流调速系统的建模与仿真。(This paper introduces the principle of double closed-loop PWM dc speed regulation system based on the adopted according to the static an