搜索资源列表
vhdl实现alu的源代码
- VHDL实现ALU的源代码,并且提供了一个详细的testbench!-ALU VHDL source code, and provide a detailed testbench!
ALU
- VHDL实现ALU的源代码,并且提供了一个详细的testbench-ALU VHDL source code implementation, and provides a detailed testbench
testbenchHw9-Parts-CombCirc
- // Testbench for the following parts found in // MIPS-Parts.V // * 2:1 multiplexer // * 4:1 multiplexer // * Sign extender // * ALU
VeriRISC_CPU_Verilog
- Verilog硬件描述语言实现VeriRISC CPU。模块包含:8位寄存器,5位计数器,32*8 RAM,8位ALU,MUX,顺序控制器,时钟生成器。包含TB。-This code is to model a VeriRISC CPU. It incorporates several modules: 8-bit register, 5-bit counter, 32 by 8 RAM, 8-bit ALU, scalable MUX, sequence controller, and clo
alu_testbench_vhdl_689102300
- ALU的testbench测试,可联合仿真使用-The ALU testbench test can be co-simulation using