搜索资源列表
Arbiter
- Arbiter.v verilog实现 三路请求，使用循环策略的仲裁器 含有看门狗电路-Arbiter.v Verilog achieve three road request, the use of recycled strategy for containing the arbitration watchdog circuit
AMBA-Bus_Verilog_Model
- 该源码包是2.0版本的AMBA总线的Verilog语言模型，主要包括5个部分：AHB总线仲裁器，AHB-APB总线桥接器，AHB总线上从设备ROM模型，AHB总线上从设备RAM模型，参数定义。-This source code package is the model of V2.0 AMBA bus of ARM company, It mainly includes the following five parts: the AHB arbiter,AHB-APB bridge, AHB_R
arbiter.rar
- 一个用verilog编写的总线仲裁程序。多个设备共享总线，不同设备的优先级是变化的，保证每个设备都有公平的使用总线的机会。,Verilog prepared a bus with arbitration proceedings. Multiple devices share the bus, the priority of different devices is changing to ensure that each device will have a fair opportunity t
round_three_stage
- 3 stage round arbiter using verilog
LIP1732CORE_system_mbus_arbiter
- System Verilog M bus arbiter module
LIP1731CORE_system_gbus_arbiter
- Verilog system G bus arbiter module
LIP1733CORE_system_vbus_arbiter
- Verilog V Bus arbiter module
Verilog-Round-Robin-Arbiter-Model.tar
- Verilog Round Robin Arbiter Model
arbriter-full
- this code is arbiter verilog design code and with testcases.
arbitration
- arbiter code in verilog hdl
arb
- verilog round robin arbiter
AHBArbiter
- AMBA ahb总线协议的arbiter模块源代码，verilog编写，适合新手学习使用。-this is a code of AMBA AHB arbiter protocol in verilog
arbiter2
- The logic design of an efficient and fast round robin arbiter in Verilog or any other HDL language relies on the capability to find the next requestor to grant without losing cycles and with minimal logical stages. Using the fastest logic constructs
verilog-arbiter.tar
- Verilog arbitrator for Wishbone R3 compliant bus
AMBA
- AMBA总线的Verilog语言模型，主要包括5个部分：AHB总线仲裁器，AHB-APB总线桥接器，AHB总线上从设备ROM模型-AMBA bus of ARM company, It mainly includes the following five parts: the AHB arbiter,AHB-APB bridge, AHB_Rom_Slave, AHB_Ram_Slave
round_robin
- Round Robin priority arbiter
Weighted-Round-Robin-Arbiter-master
- 带权重的优先级轮转算法的verilog实现(Verilog implementation of priority rotation algorithm with weight)