搜索资源列表
Study ARM Step by Step
- 一步步教你如何学习ARM，从引导代码到应用编程。-a step by step teach you how to learn ARM, from guide to the application programming code.
VHDL.Programming.by.Example.
- VHDL.Programming.by.Example好书值得看一下
SystemC example by simple bus
- SystemC example by simple bus with pdf document to explain this example
Modelsim10.0.crack.by.EFA
- Modelsim10.0.crack.by.EFA,请买不起正版的学习者使用,请勿用于商业用途-Modelsim10.0.crack.by.EFA, you can not afford genuine learners, do not for commercial use
pwm-by-ad
- 关于富士通单片机的入门实例程序，些程序是基于富士通MB95F263的编程实例，可以直接调入便用，已将编译器的相关设置配置OK。-About Fujitsu MCU entry sample program, some program is based on Fujitsu MB95F263 the programming examples, can be directly transferred to it by, the relevant compiler settings have been
SPI--flash
- extral flash control by SPI, as possible as you can ,very good
VHDL.Programming.by.Example.4th.Ed
- VHDL.Programming.by.Example第四版，VHDL语言入门书籍-VHDL.Programming.by.Example fourth edition, VHDL language entry-books
FSKmodulationanddemodulation
- FSK调制与解调，整个设计基于ALTERA公司的QuartusⅡ开发平台，并用Cyclone系列FPGA实现。所设计的调制解调器具有体积小、功耗低、集成度高、软件可移植性强、扰干扰能力强的特点,符合未来通信技术设计的方向。-FSK modulation and demodulation, the entire design is based on ALTERA' s development platform Quartus Ⅱ, and Cyclone series FPGA implem
VHDL
- VHDL Programming by Example（McGraw.Hill著）经典国外教程，希望大家喜欢-VHDL Programming by Example (McGraw.Hill a) foreign classics tutorial, I hope everyone likes
tunningPIDbyBGPSO
- 一款埃及学生用Matlab编的的基于PSO的PID整定程序，使用方法详见程序注释。-Tunning of PID controller using Bacterial Foraging Orientec by Particle swarm optimization My work has been accpepted in GECCO 2008 as Graduat Student workshop. I have used this techique in PID
the-clock-by-8051
- 利用51单片机制作的电子时钟，具有调时功能-The use of electron produced by 51 single-chip clock, when the function has a transfer. .
Caculator
- 透过VB介面输入运算式子，经由RS-232来控制AVR，使LCD荧幕显示运算式及答案。-VB operator interface through the input formula by RS-232 to control the AVR, so LCD screen display expressions and answers.
interleaver
- 这是一个用VHDL编写的交织器程序,使用交织器能够使干扰由突发变成随机化-This is a prepared using VHDL interleaver, the use of interleaver enables interference by the sudden randomized into
StopWatch
- Verilog 编写的 秒表程序，在数码管上显示，带有清0和暂停键-Stopwatch Implemented by Verilog hdl
step-by-step
- 可用作舞蹈机器人用步进式电机进行仿真通过的-Robot can be used as a dance step-by-step through the simulation of motor
Wiley.FPGA.Prototyping.by.VHDL.Examples.Xilinx.Sp
- Wiley,FPGA Prototyping by VHDL examples Spartan 3 version,Pong Chu,
FPGA-Prototyping-by-VHDL-Examples---Xilinx-Sparta
- FPGA prototyping by VHDL examples include FIFO,RAM,ROM,filters, registers and others-FPGA prototyping by VHDL examples include FIFO,RAM,ROM,filters, registers and others
FPGA-Prototyping-by-VHDL-Examples
- FPGA Prototyping by VHDL Examples
FPGA-Prototyping-By-Verilog-Examples
- 通过Verilog例子了解FPGA原型设计（书和源码）-FPGA Prototyping By Verilog Examples
8051 Project Made by Tarun
- 8051 Project Made by Tarun in Engineering