搜索资源列表
echo_dj
- verilog写的回波抵消程序，相当于写了个回波抵消的芯片，不是dsp，可编译后下载于FPGA,绝对原创，写了很长时间。-Verilog echo canceller written procedures, wrote the equivalent of echo canceller chip, not dsp, can be downloaded from the compiled FPGA, absolute originality, writing for a long time.
Echo
- 语音信号采集与分析 简单地讲，可以在原声音流中叠加延迟一段时间后的声流，实现回声效果。当然通过复杂运算，可以计算各种效应的混响效果。如此产生的回声，我们称之为数字回声。初始化配置： 05 户通过 12C 总线将配置命令发送到 AIC23 ，配置完成后 AIC23 开始工作。语音信号的输入： AIC23 通过其中的 AO 转换采集输入的语音信号，每采集完一个信号后，将数据发送到 05 户的 McBS 户接口上， 05 户可以读取到语音数据，每个数据为 16 位无符号整数，左右通道各有一个数值
1
- Propagation of sound in the medium is defined as the longitudinal wave. When the sound waves by the large size of its wavelength blocking occurs when the object reflected, the reflected wave is called echo. If the sound wave propagation speed in the
fft_flp32
- 在DSP中，对回波数据进行FFT处理将其变换到频域后，将其与频域系数进行点积，对点乘结果再做一次逆FFT，将频域结果转换到时域，在这一步中需要调用函数fft_flp32.asm，其功能是实现输入数据的FFT变换。-In DSP, FFT processing of echo data to be transformed into the frequency domain, the frequency-domain coefficients with the dot product, the re
internet_test
- xilinx SP605 板卡，网口设计。echo设计，实现接收单字符并返回的功能，同时从串口显示输出内容-Xilinx SP605 board, network port design. echo design, implementation, receiving single character and returns the output from the serial port at the same time
echo_dj
- verilog写的回波抵消程序，相当于写了个回波抵消的芯片，不是dsp，可编译后下载于FPGA,绝对原创，写了很长时间。-Verilog echo canceller written procedures, wrote the equivalent of echo canceller chip, not dsp, can be downloaded from the compiled FPGA, absolute originality, writing for a long time. -
echo_dj
- verilog写的回波抵消程序，相当于写了个回波抵消的芯片，不是dsp，可编译后下载于FPGA,绝对原创，写了很长时间。-Verilog echo canceller written procedures, wrote the equivalent of echo canceller chip, not dsp, can be downloaded from the compiled FPGA, absolute originality, writing for a long time.
13246
- 基于了LabVIEW的虚拟示波器的设计包括VI和详细的报告 设计目的及任务： 1、掌握利用A/D转换和计算机资源实现示波器的设计方法。 2、设计虚拟示波器。 3、建立NI-DAQmx仿真设备，选择E系列中的NI PCI-6071E数据采集卡的仿真模块，通过DAQmx物理通道识别，产生模拟信号，然后基于LabVIEW开发平台设计实现虚拟示波器。基本可以实现仪器的性能与可靠性，可以方便的对其编程, 实现对数据的采集、实时显示、数字滤波、截波显示、波形存储、波形回显、频谱分析等
echo_dj
- verilog写的回波抵消程序，相当于写了个回波抵消的芯片，不是dsp，可编译后下载于FPGA,绝对原创，写了很长时间。-Verilog echo canceller written procedures, wrote the equivalent of echo canceller chip, not dsp, can be downloaded from the compiled FPGA, absolute originality, writing for a long time.
chaoshengboceju
- 本设计介绍了基于单片机控制的超声测距的原理：由STC89C52控制定时器产生一定频率脉冲，计算从发射到接收回波时间，从而得到实测距离，数据处理采用，lcd1602显示距离，WTD588D语音播报。-This design introduces MCU control based on the principle of ultrasonic distance measurement: STC89C52 controlled by a timer to generate a certain freq
su572
- Calculating a target and ocean echo power spectral density, Fractal dimension calculation algorithm matlab code blankets, Based on the time delay estimation of power spectrum.
huisou_v48
- For time-frequency analysis algorithm, Continuous phase modulation signal (CPM) to produce, Calculating a target and ocean echo power spectral density.
超声波测距（LCD1602显示）
- #include<reg51.h> #include<intrins.h> #include"lcd.h" sbit Trig = P2^1; sbit Echo = P2^0; unsigned char PuZh[]=" Pechin Science "; unsigned char code ASCII[15] = {'0','1','2','3','4','5','6','7','8','