搜索资源列表
This VHDL code pertains to the DCO model
- code.doc C.1 DCO LEVEL 2 This VHDL code pertains to the DCO model descr iption in Section 6.5.5. The entity declaration of the level 2 DCO is between lines 18 and 39. The VHDL generics or elaboration-phase parameter constants are declared between
verilog_hjckzn
- Verilog 黄金参考指南是 Veri log 硬件描述语言及其语法 语义 合并以及将它应用到硬件设计的一个 简明的快速参考指南-Verilog Golden Reference Guide is Veri log hardware descr iption language and its syntax and semantics of merging hardware design to apply it to a concise Quick Reference Guide
make-NIOS-elf-FPGA-sof_into-jic
- 将FPGA的硬件配置程序和NIOS产生的软件程序合并，方便下载。-The FPGA hardware configuration program and NIOS software program produced by merging, easy download.
mu_12channel
- 适用于IEC61850-9-1的合并单元的程序（VHDL），12个通道。-The software is developed for merging unit under IEC61850-9-1 protocol,12 channels.
Arduino-master
- are free to use it as you see fit, provided credit is given to all contributors. Unless otherwise specified, the following license applies to all files: Licensed under the Apache License, Version 2.0 (the License ) you may not use this
sort104
- 通过一组相同的数据，对六种不同排序方法（冒泡排序、快速排序、直接插入排序、希尔排序、简单选择排序、堆排序、二路归并排序）的数据元素的比较和移动的次数做一个比较，并对结果作出简单分析-Through a group of the same data, sort of six different methods (bubble sort, quick sort, direct insertion sort, Hill sort, simple selection sort HEAPSORT, Roa
Coding Files
- Through this paper our attempt is to give a onetime networking solution by the means of merging the VLSI field with the networking field as now a days the router is the key player in networking domain so the focus remains on that itself to get a good