搜索资源列表
s3c2410,iar
- s3c2410 ads下的测试程序移植到 iar ewarm v5.2;包括 Please select function : 0 : Please input 1-14 to select test 1 : Real time clock display 2 : 4 key array test 3 : Buzzer test 4 : ADC test 5 : IIC EEPROM test 6 : Touchpanel test 7 : 3.5# TFT LCD 240*320 test 8
test12
- 阵列式按键键码读取 MSP430单片机学习板上的示例程序-Key code reader array key board MSP430 MCU learning sample program
test12
- 自己用VerilogHDL语言编写的时钟程序,包括时钟进位计数模块,数码管显示模块和闹钟模块。在cpld芯片上经测试有效(开发环境没找到VerilogHDL,就选了VHDL,其实他们不一样的……)-Clock with Verilog HDL language written procedures, including clock binary counter module, digital display and alarm modules. The CPLD chip has been te