搜索资源列表
4bit-adder_verilog
- 4位全加法器的modelsim工程带testbench-Four full-adder modelsim project with testbench
2.5
- 8位bcd码计数器带testbench工程，好用-8-bit bcd counter with testbench code works, easy to use
3.1
- 加法树乘法器带testbench好用的工程-Adder tree multiplier with testbench-use project
3.2
- 查找表乘法器带testbench好用的工程-Easy to use look-up table multiplier works with testbench
3.3
- 布尔乘法器带testbench好用的工程啊-Boolean multiplier works with testbench nice ah
3.4
- 移位除乘法器带testbench好用的工程-Useful addition to the shift multiplier works with testbench
decoder
- It is a simple decoder created using vhdl in xilinx ise.It will helpful for beginners to create deocder using this.testbench for simulation is also created.
TIMER_tb_v1
- testbench for the alarm clock circuit
fpga_assignment1
- 这是由简单串行转并行的一个verlog程序，还带testbench，有一张仿真的图片在里面。软件用的是Quartus II9.1 Web Edition。-This is from the simple serial turn a verlog parallel programs, but also bring testbench, and a simulation pictures in it. Software is used II9.1 Web Quartus happen.
lfsr
- lfsr.vhd - The top module in the project. lfsr_pkg.vhd - The package file used for supporting the lfsr top module. lfsr_tb - A testbench code for lfsr module. manual.pdf - A short documentation on this project. README.txt - A short descr i
Part-2-DWT-haar-using-VHDL
- Part 2 testbench for Discrete wavelet transfrom implementation in VHDL language Haar Filter
lattice_i2c
- lattice公司的i2c核rd1006 包含testbench测试模块-lattice' s i2c core rd1006 (includes test module testbench
eprom
- Verilog编写的eprom仿真模型，包括testbench文件和测试用bin文件-Write eprom Verilog simulation model, including the testbench file and bin file for testing
Multiplieur-signe
- VHDL code of a signed mixer with a testbench !
inverseuse_ex1
- this a inverse gate with lot s of other gates and testbench for novice-this is a inverse gate with lot s of other gates and testbench for novice
Cadence-Encounter
- 8x8 mulitplier. created this file using the midelsim softwre. Tested and simulated. Great waveform, so the testbench is included also. Does anybody knkow how to make a 16x16 arrray multiplier?
EE361L-Subproject0
- Testbench for the following parts found in MIPS-Parts.V
testbenchHw9-Parts-CombCirc
- // Testbench for the following parts found in // MIPS-Parts.V // * 2:1 multiplexer // * 4:1 multiplexer // * Sign extender // * ALU
testbenchHw9-Parts-Mem
- // EE 361 Hw 9 Testbench for sequential circuit Parts // * 128 word data memory and IO
testmult_top
- TESTBENCH测试程序，小数加法器的实现，小数位设为2位，将其小数位与整数位分别显示出来。-TESTBENCH test procedures, the implementation of decimal adder, is set to two decimal places, its decimal places, respectively, with the integer-bit display.